- 您现在的位置：买卖IC网 > PDF目录1900 > ADUC7032BSTZ-8V-RL (Analog Devices Inc)IC BATTERY SENSOR PREC 48-LQFP PDF资料下载
参数资料
| 型号： | ADUC7032BSTZ-8V-RL |
| 厂商： | Analog Devices Inc |
| 文件页数： | 60/128页 |
| 文件大小： | 0K |
| 描述： | IC BATTERY SENSOR PREC 48-LQFP |
| 标准包装： | 1 |
| 系列： | MicroConverter® ADuC7xxx |
| 核心处理器： | ARM7 |
| 芯体尺寸： | 16/32-位 |
| 速度： | 20.48MHz |
| 连通性： | LIN，SPI，UART/USART |
| 外围设备： | POR，PSM，温度传感器，WDT |
| 输入/输出数： | 9 |
| 程序存储器容量： | 96KB（48K x 16） |
| 程序存储器类型： | 闪存 |
| RAM 容量： | 1.5K x 32 |
| 电压 - 电源 (Vcc/Vdd)： | 3.5 V ~ 18 V |
| 数据转换器： | A/D 2x16b |
| 振荡器型： | 内部 |
| 工作温度： | -40°C ~ 105°C |
| 封装/外壳： | 48-LQFP |
| 包装： | 标准包装 |
| 其它名称： | ADUC7032BSTZ-8V-RLDKR |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页当前第60页第61页第62页第63页第64页第65页第66页第67页第68页第69页第70页第71页第72页第73页第74页第75页第76页第77页第78页第79页第80页第81页第82页第83页第84页第85页第86页第87页第88页第89页第90页第91页第92页第93页第94页第95页第96页第97页第98页第99页第100页第101页第102页第103页第104页第105页第106页第107页第108页第109页第110页第111页第112页第113页第114页第115页第116页第117页第118页第119页第120页第121页第122页第123页第124页第125页第126页第127页第128页
Preliminary Technical Data
ADuC7032
Rev. PrD | Page 37 of 128
CODE EXECUTION TIME FROM SRAM AND FLASH/EE
This chapter describes SRAM and Flash/EE access times during
execution for applications where execution time is critical.
Execution from SRAM
Fetching instructions from SRAM takes one clock cycle as the
access time of the SRAM is 2ns and a clock cycle is 49ns
minimum. However, if the instruction involves reading or
writing data to memory, one extra cycle must be added if the
data is in SRAM, or three cycle if the data is in Flash/EE, one
cycle to execute the instruction and two cycles to get the 32-bit
data from Flash/EE. A control flow instruction, for example a
branch instruction will take one cycle to fetch but also two cycle
to fill the pipeline with the new instructions.
Execution from Flash/EE
Because the Flash/EE width is 16-bit, execution from Flash/EE
cannot be done in one cycle, as from SRAM, when CD bit =0.
Also some dead time is needed before accessing data for any
value of CD bits.
In ARM mode, where instructions are 32 bits, two extra cycles
are needed to fetch any instruction when CD = 0 and in Thumb
mode, where instructions are 16 bits, one extra cycle is needed
to fetch any instruction.
Timing is identical in both modes when executing instructions
that involve using the Flash/EE for data memory. If the
instruction to be executed is a control flow instruction, an extra
cycle is needed to decode the new address of the program
counter and then four cycles are needed to fill the pipe-line. A
data processing instruction involving only core register doesn’t
require any extra clock cycle but if it involves data in Flash/EE,
an extra clock cycle is needed to decode the address of the data
and two cycles to get the 32-bit data from Flash/EE. An extra
cycle must also be added before fetching another instruction.
Data transfer instruction are more complex and are
summarized Table 16.
Table 16: Typical execution cycles in ARM/Thumb mode
Instructions
Fetch
cycles
Dead
time
Data access
LD
2/1
1
2
LDH
2/1
1
LDM/POP
2/1
N
2 x N
STR
2/1
1
2 x 50
s
STRH
2/1
1
50
s
STM/PUSH
2/1
N
2 x N x 50
s
With 1<N≤16, N number of data to load or store in the multiple
load/store instruction.
By default, Flash/EE code execution will be suspended during
any Flash/EE erase or write cycle. A page (512 Bytes) erase cycle
will take 20 ms and a write (16 bits) word command will take
50us. However, the FLASH/EE controller allows Erase/Write
cycles to be aborted, if the ARM core receives an enabled
interrupt during the current FLASH/EE Erase/Write cycle. The
ARM7 can therefore immediately service the interrupt and then
return to repeat the FLASH/EE command. The Abort operation
will typically take 10 clock cycles. If the abort operation is not
feasible, it is possible to run FLASH/EE programming code and
the relevant interrupt routines from SRAM, allowing the core
to service the Interrupt immediately.
相关PDF资料 |
PDF描述 |
|---|---|
| ADUC7034BCPZ | IC MCU FLASH 32K ANLG IO 48LFCSP |
| ADUC7036CCPZ | IC MCU 96K FLASH DUAL 48LFCSP |
| ADUC7039BCP6Z-RL | IC MCU ARM7 BATT SENSER 32LFCSP |
| ADUC7061BCPZ32 | IC MCU 16/32BIT 32KB 32LFCSP |
| ADUC7121BBCZ-RL | PRECISION ANALOG MCU I.C |
相关代理商/技术参数 |
参数描述 |
|---|---|
| ADUC7033 | 制造商:AD 制造商全称:Analog Devices 功能描述:Integrated Precision Battery Sensor For Automotive |
| ADUC7033BCPZ-8L | 制造商:Analog Devices 功能描述:Integrated Precision Battery Sensor 48-Pin LFCSP EP 制造商:Analog Devices 功能描述:INTEGRATED PRECISION BATTERY SENSOR 48LFCSP EP - Trays |
| ADUC7033BCPZ-8L-RL | 制造商:Analog Devices 功能描述:INTEGRATED PRECISION BATTERY SENSOR 48LFCSP EP - Tape and Reel |
| ADUC7033BSTZ-88 | 功能描述:IC BATT SENSOR PREC 48LQFP RoHS:是 类别:集成电路 (IC) >> PMIC - 电池管理 系列:- 标准包装:2,000 系列:Impedance Track™ 功能:燃料，电量检测计/监控器 电池化学:锂离子（Li-Ion） 电源电压:2.4 V ~ 2.6 V 工作温度:-40°C ~ 85°C 安装类型:表面贴装 封装/外壳:20-TSSOP（0.173"，4.40mm 宽） 供应商设备封装:20-TSSOP 包装:带卷 (TR) 产品目录页面:1020 (CN2011-ZH PDF) 配用:BQ27350EVM-ND - BQ27350EVM 其它名称:296-21665-2 |
| ADUC7033BSTZ-88-RL | 功能描述:IC BATT SENSOR PREC 48LQFP RoHS:是 类别:集成电路 (IC) >> PMIC - 电池管理 系列:- 产品培训模块:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 标准包装:2,500 系列:- 功能:电池监控器 电池化学:碱性，锂离子，镍镉，镍金属氢化物 电源电压:1 V ~ 5.5 V 工作温度:-40°C ~ 85°C 安装类型:表面贴装 封装/外壳:SOT-23-6 供应商设备封装:SOT-6 包装:带卷 (TR) |
发布紧急采购，3分钟左右您将得到回复。