- 您现在的位置：买卖IC网 > PDF目录1900 > ADUC7032BSTZ-8V-RL (Analog Devices Inc)IC BATTERY SENSOR PREC 48-LQFP PDF资料下载
参数资料
| 型号： | ADUC7032BSTZ-8V-RL |
| 厂商： | Analog Devices Inc |
| 文件页数： | 88/128页 |
| 文件大小： | 0K |
| 描述： | IC BATTERY SENSOR PREC 48-LQFP |
| 标准包装： | 1 |
| 系列： | MicroConverter® ADuC7xxx |
| 核心处理器： | ARM7 |
| 芯体尺寸： | 16/32-位 |
| 速度： | 20.48MHz |
| 连通性： | LIN，SPI，UART/USART |
| 外围设备： | POR，PSM，温度传感器，WDT |
| 输入/输出数： | 9 |
| 程序存储器容量： | 96KB（48K x 16） |
| 程序存储器类型： | 闪存 |
| RAM 容量： | 1.5K x 32 |
| 电压 - 电源 (Vcc/Vdd)： | 3.5 V ~ 18 V |
| 数据转换器： | A/D 2x16b |
| 振荡器型： | 内部 |
| 工作温度： | -40°C ~ 105°C |
| 封装/外壳： | 48-LQFP |
| 包装： | 标准包装 |
| 其它名称： | ADUC7032BSTZ-8V-RLDKR |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页第63页第64页第65页第66页第67页第68页第69页第70页第71页第72页第73页第74页第75页第76页第77页第78页第79页第80页第81页第82页第83页第84页第85页第86页第87页当前第88页第89页第90页第91页第92页第93页第94页第95页第96页第97页第98页第99页第100页第101页第102页第103页第104页第105页第106页第107页第108页第109页第110页第111页第112页第113页第114页第115页第116页第117页第118页第119页第120页第121页第122页第123页第124页第125页第126页第127页第128页
Preliminary Technical Data
ADuC7032
Rev. PrD | Page 62 of 128
By default the ADCFLT = 0x07 which configures the ADCs for
a through-put of 1.0KHz with all other filtering options (Chop,
Running Average, Averaging Factor and Sinc3 Modify) being
disabled. A typical filter response based on this default
configuration is shown in Figure 19 below.
-100
-90
-80
-70
-60
-50
-40
-30
-20
-10
0
500
1000
1500
2000
2500
3000
3500
4000
4500
5000
H(f)
[dB]
f
Figure 19 : Typical Digital Filter Response at FADC=1.0kHz (ADCFLT = 0x0007)
An additional ‘Sinc3 Modify’ bit (ADCFLT[7]) is also available
in the ADCFLT register. This bit is set by user code to modify
the standard Sinc3 frequency response increasing the filter stop-
band rejection by 5dBs approx. This is achieved by inserting a
second notch (NOTCH2) at FNOTCH2 = 1.333 X FNOTCH
where FNOTCH is the location of the 1st notch in the response.
There is a slight increase in ADC noise if this bit is active.
Figure 20 shows the modified 1KHz filter response when the
Sinc3 modify bit is active. The ‘new’ notch is clearly visible at
1.33KHz as is the improvement in stop-band rejection when
compared to the standard 1KHz response above.
-100
-90
-80
-70
-60
-50
-40
-30
-20
-10
0
500
1000
1500
2000
2500
3000
3500
4000
4500
5000
H(f)
[dB]
f
Figure 20 : ModifiedSinc3 Digital Filter Response at FADC=1.0kHz (ADCFLT =
0x0087)
In ADC Normal Power Mode, the maximum ADC through-put
rate is 8KHz which is configured by setting the SF and AF bits
in the ADCFLT MMR to 0, with all other filtering options
disabled. This results in 0x0000 written to ADCFLT and a
typical 8KHz filter response based on these settings is shown
below in Figure 21.
-100
-90
-80
-70
-60
-50
-40
-30
-20
-10
0
2000
4000
6000
8000
10000
12000
14000
16000
18000
20000
22000
24000
H(f)
[dB]
f [Hz]
Figure 21 : Typical Digital Filter Response at FADC=8KHz, (ADCFLT = 0x0000)
A modified version of the 8KHz filter response can be
configured by setting the ‘Running Average’ bit (ADCFLT[14]).
This has the effect of introducing an additional running average
by 2 filter on all ADC output samples. This further reduces the
ADC output noise and while maintaining an 8KHz ADC
through-put rate the ADC settling time is increased by 1 full
conversion period. The modified frequency response for this
configuration is shown below in Figure 22.
-100
-90
-80
-70
-60
-50
-40
-30
-20
-10
0
2000
4000
6000
8000
10000
12000
14000
16000
18000
20000
22000
24000
H(f)
[dB]
f [Hz]
Figure 22 : Typical Digital Filter Response at FADC=8KHz, (ADCFLT = 0x4000)
At very low throughput rates, the chop bit in the ADCFLT
register can be enabled to minimize offset errors and more
importantly and temperature drift in the ADC DC errors. With
Chop enabled, there are again 2 primary variables (Sinc3
decimation factor and averaging factor) available to allow the
user select an optimum filter response trading off filter
bandwidth against ADC noise.
For example, with the CHOP bit ADCFLT[15] set to 1,
increasing the SF value (ADCFLT[6:0]) to 0x1F (31dec) and
selecting an AF value (ADCFLT[13:8]) of 0x16 (22dec) results
in an ADC through-put of 10Hz. The frequency response in
this case is shown in Figure 23.
相关PDF资料 |
PDF描述 |
|---|---|
| ADUC7034BCPZ | IC MCU FLASH 32K ANLG IO 48LFCSP |
| ADUC7036CCPZ | IC MCU 96K FLASH DUAL 48LFCSP |
| ADUC7039BCP6Z-RL | IC MCU ARM7 BATT SENSER 32LFCSP |
| ADUC7061BCPZ32 | IC MCU 16/32BIT 32KB 32LFCSP |
| ADUC7121BBCZ-RL | PRECISION ANALOG MCU I.C |
相关代理商/技术参数 |
参数描述 |
|---|---|
| ADUC7033 | 制造商:AD 制造商全称:Analog Devices 功能描述:Integrated Precision Battery Sensor For Automotive |
| ADUC7033BCPZ-8L | 制造商:Analog Devices 功能描述:Integrated Precision Battery Sensor 48-Pin LFCSP EP 制造商:Analog Devices 功能描述:INTEGRATED PRECISION BATTERY SENSOR 48LFCSP EP - Trays |
| ADUC7033BCPZ-8L-RL | 制造商:Analog Devices 功能描述:INTEGRATED PRECISION BATTERY SENSOR 48LFCSP EP - Tape and Reel |
| ADUC7033BSTZ-88 | 功能描述:IC BATT SENSOR PREC 48LQFP RoHS:是 类别:集成电路 (IC) >> PMIC - 电池管理 系列:- 标准包装:2,000 系列:Impedance Track™ 功能:燃料，电量检测计/监控器 电池化学:锂离子（Li-Ion） 电源电压:2.4 V ~ 2.6 V 工作温度:-40°C ~ 85°C 安装类型:表面贴装 封装/外壳:20-TSSOP（0.173"，4.40mm 宽） 供应商设备封装:20-TSSOP 包装:带卷 (TR) 产品目录页面:1020 (CN2011-ZH PDF) 配用:BQ27350EVM-ND - BQ27350EVM 其它名称:296-21665-2 |
| ADUC7033BSTZ-88-RL | 功能描述:IC BATT SENSOR PREC 48LQFP RoHS:是 类别:集成电路 (IC) >> PMIC - 电池管理 系列:- 产品培训模块:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 标准包装:2,500 系列:- 功能:电池监控器 电池化学:碱性，锂离子，镍镉，镍金属氢化物 电源电压:1 V ~ 5.5 V 工作温度:-40°C ~ 85°C 安装类型:表面贴装 封装/外壳:SOT-23-6 供应商设备封装:SOT-6 包装:带卷 (TR) |
发布紧急采购，3分钟左右您将得到回复。