参数资料
型号: DSPB56362AG120
厂商: Freescale Semiconductor
文件页数: 108/152页
文件大小: 0K
描述: IC DSP 24BIT AUD 120MHZ 144-LQFP
标准包装: 60
系列: DSP56K/Symphony
类型: 音频处理器
接口: 主机接口,I²C,SAI,SPI
时钟速率: 120MHz
非易失内存: ROM(126 kB)
芯片上RAM: 42kB
电压 - 输入/输出: 3.30V
电压 - 核心: 3.30V
工作温度: -40°C ~ 85°C
安装类型: 表面贴装
封装/外壳: 144-LQFP
供应商设备封装: 144-LQFP(20x20)
包装: 托盘
External Memory Expansion Port (Port A)
DSP56362 Technical Data, Rev. 4
Freescale Semiconductor
3-33
182
WR assertion pulse width
tWP
11.5
× T
C 4.5
110.5
ns
183
WR assertion to RAS deassertion
tRWL
11.75
× T
C 4.3
113.2
ns
184
WR assertion to CAS deassertion
tCWL
10.25
× T
C 4.3
103.2
ns
185
Data valid to CAS assertion (write)
tDS
5.75
× T
C 4.0
53.5
ns
186
CAS assertion to data not valid (write)
tDH
5.25
× T
C 4.0
48.5
ns
187
RAS assertion to data not valid (write)
tDHR
7.75
× T
C 4.0
73.5
ns
188
WR assertion to CAS assertion
tWCS
6.5
× T
C 4.3
60.7
ns
189
CAS assertion to RAS assertion (refresh)
tCSR
1.5
× T
C 4.0
11.0
ns
190
RAS deassertion to CAS assertion (refresh)
tRPC
2.75
× T
C 4.0
23.5
ns
191
RD assertion to RAS deassertion
tROH
11.5
× T
C 4.0
111.0
ns
192
RD assertion to data valid
tGA
10
× T
C 7.0
93.0
ns
193
RD deassertion to data not valid3
tGZ
0.0
ns
194
WR assertion to data active
0.75
× T
C 0.3
7.2
ns
195
WR deassertion to data high impedance
0.25
× T
C
—2.5
ns
1 The number of wait states for out-of-page access is specified in the DCR.
2 The refresh period is specified in the DCR.
3 RD deassertion will always occur after CAS deassertion; therefore, the restricted timing is t
OFF and not tGZ.
4 The asynchronous delays specified in the expressions are valid for DSP56362.
5 Either t
RCH or tRRH must be satisfied for read cycles.
Table 3-16 DRAM Out-of-Page and Refresh Timings, Fifteen Wait States 100 and 120MHz1, 2
No.
Characteristics3
Symbol
Expression
100 MHz
120 MHz
Unit
Min
Max
Min
Max
157
Random read or write cycle time
tRC
16
× T
C
160.0
133.3
ns
158
RAS assertion to data valid (read)
tRAC
8.25
× T
C 5.7
76.8
63.0
ns
159
CAS assertion to data valid (read)
tCAC
4.75
× T
C 5.7
41.8
33.9
ns
160
Column address valid to data valid (read)
tAA
5.5
× T
C 5.7
49.3
40.1
ns
Table 3-15 DRAM Out-of-Page and Refresh Timings, Eleven Wait States1, 2 (continued)
No.
Characteristics3
Symbol
Expression4
100 MHz
Unit
Min
Max
相关PDF资料
PDF描述
DSPB56364AF100 IC DSP 24BIT AUD 100MHZ 100-LQFP
DSPB56366AG120 IC DSP 24BIT AUD 120MHZ 144-LQFP
DSPB56367AG150 IC DSP 24BIT 150MHZ 144-LQFP
DSPB56371AF180 IC DSP 24BIT 180MHZ 80-LQFP
DSPB56374AEC IC DSP 24BIT 150MHZ 52-LQFP
相关代理商/技术参数
参数描述
DSPB56362AG120 制造商:Freescale Semiconductor 功能描述:Digital Signal Processor IC DSP Type:Cor
DSPB56362PV100 制造商:Rochester Electronics LLC 功能描述:DIGITAL AUDIO DSP - Bulk
DSPB56362PV120 制造商:Rochester Electronics LLC 功能描述:DIGITAL AUDIO DSP - Bulk
DSPB56364AF100 功能描述:数字信号处理器和控制器 - DSP, DSC DSP56364 RoHS:否 制造商:Microchip Technology 核心:dsPIC 数据总线宽度:16 bit 程序存储器大小:16 KB 数据 RAM 大小:2 KB 最大时钟频率:40 MHz 可编程输入/输出端数量:35 定时器数量:3 设备每秒兆指令数:50 MIPs 工作电源电压:3.3 V 最大工作温度:+ 85 C 封装 / 箱体:TQFP-44 安装风格:SMD/SMT
DSPB56364FU100 制造商:Rochester Electronics LLC 功能描述:24 BIT AUDIO DSP - Bulk 制造商:Motorola Inc 功能描述: 制造商:MOTOROLA 功能描述: