参数资料
型号: DSPB56362AG120
厂商: Freescale Semiconductor
文件页数: 96/152页
文件大小: 0K
描述: IC DSP 24BIT AUD 120MHZ 144-LQFP
标准包装: 60
系列: DSP56K/Symphony
类型: 音频处理器
接口: 主机接口,I²C,SAI,SPI
时钟速率: 120MHz
非易失内存: ROM(126 kB)
芯片上RAM: 42kB
电压 - 输入/输出: 3.30V
电压 - 核心: 3.30V
工作温度: -40°C ~ 85°C
安装类型: 表面贴装
封装/外壳: 144-LQFP
供应商设备封装: 144-LQFP(20x20)
包装: 托盘
External Memory Expansion Port (Port A)
DSP56362 Technical Data, Rev. 4
3-22
Freescale Semiconductor
153
RD assertion to data valid
tGA
1.75
× T
C 6.5
15.4
ns
154
RD deassertion to data not valid7
tGZ
0.0
ns
155
WR assertion to data active
0.75
× T
C 0.3
9.1
ns
156
WR deassertion to data high impedance
0.25
× T
C
—3.1
ns
1 The number of wait states for Page mode access is specified in the DCR.
2 The refresh period is specified in the DCR.
3 The asynchronous delays specified in the expressions are valid for DSP56362.
4 All the timings are calculated for the worst case. Some of the timings are better for specific cases (e.g., t
PC equals 3 × TC for
read-after-read or write-after-write sequences).
5 There are not any fast enough DRAMs to fit to two wait states Page mode @ 100MHz. See
6 BRW[1:0] (DRAM Control Register bits) defines the number of wait states that should be inserted in each DRAM out-of-page
access.
7 RD deassertion will always occur after CAS deassertion; therefore, the restricted timing is t
OFF and not tGZ.
Table 3-11
DRAM Page Mode Timings, Three Wait States1, 2, 3, 4
No.
Characteristics
Symbol
Expression
100 MHz
Unit
Min
Max
131 Page mode cycle time for two consecutive accesses of the
same direction
Page mode cycle time for mixed (read and write) accesses.
tPC
4
× T
C
3.5 x Tc
40.0
35.0
ns
132 CAS assertion to data valid (read)
tCAC
100 MHz:
2
× T
C 7.0
13.0
ns
133 Column address valid to data valid (read)
tAA
100 MHz:
3
× T
C 7.0
23.0
ns
134 CAS deassertion to data not valid (read hold time)
tOFF
0.0
ns
135 Last CAS assertion to RAS deassertion
tRSH
2.5
× T
C 4.0
21.0
ns
136 Previous CAS deassertion to RAS deassertion
tRHCP
4.5
× T
C 4.0
41.0
ns
137 CAS assertion pulse width
tCAS
2
× T
C 4.0
16.0
ns
138 Last CAS deassertion to RAS assertion5
BRW[1:0] = 00
BRW[1:0] = 01
BRW[1:0] = 10
BRW[1:0] = 11
tCRP
2.25
× T
C 6.0
3.75
× T
C 6.0
4.75
× T
C 6.0
6.75
× T
C 6.0
41.5
61.5
ns
Table 3-10
DRAM Page Mode Timings, Two Wait States1, 2, 3, 4 (continued)
No.
Characteristics
Symbol
Expression
80 MHz
Unit
Min
Max
相关PDF资料
PDF描述
DSPB56364AF100 IC DSP 24BIT AUD 100MHZ 100-LQFP
DSPB56366AG120 IC DSP 24BIT AUD 120MHZ 144-LQFP
DSPB56367AG150 IC DSP 24BIT 150MHZ 144-LQFP
DSPB56371AF180 IC DSP 24BIT 180MHZ 80-LQFP
DSPB56374AEC IC DSP 24BIT 150MHZ 52-LQFP
相关代理商/技术参数
参数描述
DSPB56362AG120 制造商:Freescale Semiconductor 功能描述:Digital Signal Processor IC DSP Type:Cor
DSPB56362PV100 制造商:Rochester Electronics LLC 功能描述:DIGITAL AUDIO DSP - Bulk
DSPB56362PV120 制造商:Rochester Electronics LLC 功能描述:DIGITAL AUDIO DSP - Bulk
DSPB56364AF100 功能描述:数字信号处理器和控制器 - DSP, DSC DSP56364 RoHS:否 制造商:Microchip Technology 核心:dsPIC 数据总线宽度:16 bit 程序存储器大小:16 KB 数据 RAM 大小:2 KB 最大时钟频率:40 MHz 可编程输入/输出端数量:35 定时器数量:3 设备每秒兆指令数:50 MIPs 工作电源电压:3.3 V 最大工作温度:+ 85 C 封装 / 箱体:TQFP-44 安装风格:SMD/SMT
DSPB56364FU100 制造商:Rochester Electronics LLC 功能描述:24 BIT AUDIO DSP - Bulk 制造商:Motorola Inc 功能描述: 制造商:MOTOROLA 功能描述: