参数资料
型号: DSPB56362AG120
厂商: Freescale Semiconductor
文件页数: 97/152页
文件大小: 0K
描述: IC DSP 24BIT AUD 120MHZ 144-LQFP
标准包装: 60
系列: DSP56K/Symphony
类型: 音频处理器
接口: 主机接口,I²C,SAI,SPI
时钟速率: 120MHz
非易失内存: ROM(126 kB)
芯片上RAM: 42kB
电压 - 输入/输出: 3.30V
电压 - 核心: 3.30V
工作温度: -40°C ~ 85°C
安装类型: 表面贴装
封装/外壳: 144-LQFP
供应商设备封装: 144-LQFP(20x20)
包装: 托盘
External Memory Expansion Port (Port A)
DSP56362 Technical Data, Rev. 4
Freescale Semiconductor
3-23
139 CAS deassertion pulse width
tCP
1.5
× T
C 4.0
11.0
ns
140 Column address valid to CAS assertion
tASC
TC 4.0
6.0
ns
141 CAS assertion to column address not valid
tCAH
2.5
× T
C 4.0
21.0
ns
142 Last column address valid to RAS deassertion
tRAL
4
× T
C 4.0
36.0
ns
143 WR deassertion to CAS assertion
tRCS
100 MHz:
1.25
× T
C 4.0
8.5
ns
144 CAS deassertion to WR assertion
tRCH
100 MHz:
0.75
× T
C 4.0
3.5
ns
145 CAS assertion to WR deassertion
tWCH
2.25
× T
C 4.2
18.3
ns
146 WR assertion pulse width
tWP
3.5
× T
C 4.5
30.5
ns
147 Last WR assertion to RAS deassertion
tRWL
3.75
× T
C 4.3
33.2
ns
148 WR assertion to CAS deassertion
tCWL
3.25
× T
C 4.3
28.2
ns
149 Data valid to CAS assertion (write)
tDS
0.5
× T
C 4.0
1.0
ns
150 CAS assertion to data not valid (write)
tDH
2.5
× T
C 4.0
21.0
ns
151 WR assertion to CAS assertion
tWCS
1.25
× T
C 4.3
8.2
ns
152 Last RD assertion to RAS deassertion
tROH
3.5
× T
C 4.0
31.0
ns
153 RD assertion to data valid
tGA
100 MHz:
2.5
× T
C 7.0
18.0
ns
154 RD deassertion to data not valid6
tGZ
0.0
ns
155 WR assertion to data active
0.75
× T
C 0.3
7.2
ns
156 WR deassertion to data high impedance
0.25
× T
C
—2.5
ns
1 The number of wait states for Page mode access is specified in the DCR.
2 The refresh period is specified in the DCR.
3 The asynchronous delays specified in the expressions are valid for DSP56362.
4 All the timings are calculated for the worst case. Some of the timings are better for specific cases (e.g., t
PC equals 4 × TC for
read-after-read or write-after-write sequences).
5 BRW[1:0] (DRAM control register bits) defines the number of wait states that should be inserted in each DRAM out-of
page-access.
6 RD deassertion will always occur after CAS deassertion; therefore, the restricted timing is t
OFF and not tGZ.
Table 3-11
DRAM Page Mode Timings, Three Wait States1, 2, 3, 4 (continued)
No.
Characteristics
Symbol
Expression
100 MHz
Unit
Min
Max
相关PDF资料
PDF描述
DSPB56364AF100 IC DSP 24BIT AUD 100MHZ 100-LQFP
DSPB56366AG120 IC DSP 24BIT AUD 120MHZ 144-LQFP
DSPB56367AG150 IC DSP 24BIT 150MHZ 144-LQFP
DSPB56371AF180 IC DSP 24BIT 180MHZ 80-LQFP
DSPB56374AEC IC DSP 24BIT 150MHZ 52-LQFP
相关代理商/技术参数
参数描述
DSPB56362AG120 制造商:Freescale Semiconductor 功能描述:Digital Signal Processor IC DSP Type:Cor
DSPB56362PV100 制造商:Rochester Electronics LLC 功能描述:DIGITAL AUDIO DSP - Bulk
DSPB56362PV120 制造商:Rochester Electronics LLC 功能描述:DIGITAL AUDIO DSP - Bulk
DSPB56364AF100 功能描述:数字信号处理器和控制器 - DSP, DSC DSP56364 RoHS:否 制造商:Microchip Technology 核心:dsPIC 数据总线宽度:16 bit 程序存储器大小:16 KB 数据 RAM 大小:2 KB 最大时钟频率:40 MHz 可编程输入/输出端数量:35 定时器数量:3 设备每秒兆指令数:50 MIPs 工作电源电压:3.3 V 最大工作温度:+ 85 C 封装 / 箱体:TQFP-44 安装风格:SMD/SMT
DSPB56364FU100 制造商:Rochester Electronics LLC 功能描述:24 BIT AUDIO DSP - Bulk 制造商:Motorola Inc 功能描述: 制造商:MOTOROLA 功能描述: