参数资料
型号: DSPB56362AG120
厂商: Freescale Semiconductor
文件页数: 2/152页
文件大小: 0K
描述: IC DSP 24BIT AUD 120MHZ 144-LQFP
标准包装: 60
系列: DSP56K/Symphony
类型: 音频处理器
接口: 主机接口,I²C,SAI,SPI
时钟速率: 120MHz
非易失内存: ROM(126 kB)
芯片上RAM: 42kB
电压 - 输入/输出: 3.30V
电压 - 核心: 3.30V
工作温度: -40°C ~ 85°C
安装类型: 表面贴装
封装/外壳: 144-LQFP
供应商设备封装: 144-LQFP(20x20)
包装: 托盘
Ground
DSP56362 Technical Data, Rev. 4
2-4
Freescale Semiconductor
2.3
Ground
2.4
Clock and PLL
Table 2-3 Grounds
Ground Name
Description
GNDP
PLL Ground—GNDP is a ground dedicated for PLL use. The connection should be provided with an
extremely low-impedance path to ground. VCCP should be bypassed to GNDP by a 0.47 F capacitor
located as close as possible to the chip package. There is one GNDP connection.
GNDP1
PLL Ground 1—GNDP1 is a ground dedicated for PLL use. The connection should be provided with an
extremely low-impedance path to ground. There is one GNDP1 connection.
GNDQ (4)
Quiet Ground—GNDQ is an isolated ground for the internal processing logic. This connection must be
tied externally to all other chip ground connections. The user must provide adequate external decoupling
capacitors. There are four GNDQ connections.
GNDA (4)
Address Bus Ground—GNDA is an isolated ground for sections of the address bus I/O drivers. This
connection must be tied externally to all other chip ground connections. The user must provide adequate
external decoupling capacitors. There are four GNDA connections.
GNDD (4)
Data Bus Ground—GNDD is an isolated ground for sections of the data bus I/O drivers. This connection
must be tied externally to all other chip ground connections. The user must provide adequate external
decoupling capacitors. There are four GNDD connections.
GNDC (2)
Bus Control Ground—GNDC is an isolated ground for the bus control I/O drivers. This connection must
be tied externally to all other chip ground connections. The user must provide adequate external
decoupling capacitors. There are two GNDC connections.
GNDH
Host Ground—GNDH is an isolated ground for the HDI08 I/O drivers. This connection must be tied
externally to all other chip ground connections. The user must provide adequate external decoupling
capacitors. There is one GNDH connection.
GNDS (2)
SHI, ESAI, DAX, and Timer Ground—GNDS is an isolated ground for the SHI, ESAI, DAX, and Timer
I/O drivers. This connection must be tied externally to all other chip ground connections. The user must
provide adequate external decoupling capacitors. There are two GNDS connections.
Table 2-4 Clock and PLL Signals
Signal Name
Type
State during Reset
Signal Description
EXTAL
Input
External Clock Input—An external clock source must be connected to EXTAL
in order to supply the clock to the internal clock generator and PLL.
This input cannot tolerate 5V.
CLKOUT
Output
Chip-Driven
Clock Output—CLKOUT provides an output clock synchronized to the internal
core clock phase.
If the PLL is enabled and both the multiplication and division factors equal one,
then CLKOUT is also synchronized to EXTAL.
If the PLL is disabled, the CLKOUT frequency is half the frequency of EXTAL.
CLKOUT is not functional at frequencies of 100 MHz and above.
相关PDF资料
PDF描述
DSPB56364AF100 IC DSP 24BIT AUD 100MHZ 100-LQFP
DSPB56366AG120 IC DSP 24BIT AUD 120MHZ 144-LQFP
DSPB56367AG150 IC DSP 24BIT 150MHZ 144-LQFP
DSPB56371AF180 IC DSP 24BIT 180MHZ 80-LQFP
DSPB56374AEC IC DSP 24BIT 150MHZ 52-LQFP
相关代理商/技术参数
参数描述
DSPB56362AG120 制造商:Freescale Semiconductor 功能描述:Digital Signal Processor IC DSP Type:Cor
DSPB56362PV100 制造商:Rochester Electronics LLC 功能描述:DIGITAL AUDIO DSP - Bulk
DSPB56362PV120 制造商:Rochester Electronics LLC 功能描述:DIGITAL AUDIO DSP - Bulk
DSPB56364AF100 功能描述:数字信号处理器和控制器 - DSP, DSC DSP56364 RoHS:否 制造商:Microchip Technology 核心:dsPIC 数据总线宽度:16 bit 程序存储器大小:16 KB 数据 RAM 大小:2 KB 最大时钟频率:40 MHz 可编程输入/输出端数量:35 定时器数量:3 设备每秒兆指令数:50 MIPs 工作电源电压:3.3 V 最大工作温度:+ 85 C 封装 / 箱体:TQFP-44 安装风格:SMD/SMT
DSPB56364FU100 制造商:Rochester Electronics LLC 功能描述:24 BIT AUDIO DSP - Bulk 制造商:Motorola Inc 功能描述: 制造商:MOTOROLA 功能描述: