参数资料
型号: IPR-SDRAM/DDR
厂商: Altera
文件页数: 11/106页
文件大小: 0K
描述: IP DDR SDRAM CONTROLLER RENEW
标准包装: 1
系列: *
类型: MegaCore
功能: DDR SDRAM 控制器
许可证: 续用许可证
2. Getting Started
Design Flow
The Altera DDR and DDR2 SDRAM Controller Compiler and the Quartus II software
provide many options for creating custom, high-performance DDR and DDR2
SDRAM designs.
You can parameterize the DDR and DDR2 SDRAM Controller Compiler using either
one of the following flows:
SOPC Builder flow
MegaWizard TM Plug-In Manager flow
The SOPC Builder flow creates a simpler, automatically-integrated system; the
MegaWizard Plug-In flow requires more user-customization.
Table 2–1 summarizes the advantages offered by the different parameterization flows.
Table 2–1. Advantages of the Parameterization Flows
SOPC Builder Flow
MegaWizard Plug-In Manager Flow
Requires minimal DDR or DDR2 SDRAM
design expertise
Simple and flexible GUI to create complete
DDR or DDR2 SDRAM system within hours
Automatically-generated simulation
More control of the system feature set
Design directly from the DDR or DDR2
SDRAM interface to peripheral device(s)
Achieves higher-frequency operation
environment
Create custom components and integrate
them via the component wizard
All components are automatically
interconnected via the Avalon-MM interface
SOPC Builder Design Flow
The SOPC Builder design flow involves the following steps:
1. In SOPC Builder, use IP Toolbench to create a custom variation of the DDR or
DDR2 SDRAM controller MegaCore function and implement and generate the rest
of your SOPC Builder system.
2. Create your design, based on the DDR or DDR2 SDRAM example design.
3. Perform functional simulation with IP functional simulation models.
4. Use the Quartus II software to edit the PLL(s), add constraints, compile, and
perform post-compilation timing analysis.
5. If you have a suitable development board, you can generate an OpenCore Plus
time-limited programming file, which you can use to verify the operation of the
design in hardware.
? March 2009
Altera Corporation
相关PDF资料
PDF描述
GEC49DRYH CONN EDGECARD 98POS DIP .100 SLD
GCC25DRXS CONN EDGECARD 50POS DIP .100 SLD
IPR-RSENC IP REED-SOLOMON ENCODER RENEW
EBC43DRTS CONN EDGECARD 86POS DIP .100 SLD
ECC36DCAI CONN EDGECARD 72POS R/A .100 SLD
相关代理商/技术参数
参数描述
IP-RSENC 功能描述:开发软件 Reed-Solomon Encoder MegaCore RoHS:否 制造商:Atollic Inc. 产品:Compilers/Debuggers 用于:ARM7, ARM9, Cortex-A, Cortex-M, Cortex-R Processors
IPR-SLITE2 功能描述:开发软件 SerialLite II MegaCore RENEWAL RoHS:否 制造商:Atollic Inc. 产品:Compilers/Debuggers 用于:ARM7, ARM9, Cortex-A, Cortex-M, Cortex-R Processors
IPR-SRAM/QDRII 功能描述:开发软件 QDRII SRAM Control MegaCore RENEWAL RoHS:否 制造商:Atollic Inc. 产品:Compilers/Debuggers 用于:ARM7, ARM9, Cortex-A, Cortex-M, Cortex-R Processors
IPR-SSIP 功能描述:开发软件 Crypto Bundle BU Solution RoHS:否 制造商:Atollic Inc. 产品:Compilers/Debuggers 用于:ARM7, ARM9, Cortex-A, Cortex-M, Cortex-R Processors
IPR-TRIETHERNET 功能描述:开发软件 Triple Speed Ethernt MegaCore RENEWAL RoHS:否 制造商:Atollic Inc. 产品:Compilers/Debuggers 用于:ARM7, ARM9, Cortex-A, Cortex-M, Cortex-R Processors