- 您现在的位置：买卖IC网 > PDF目录16078 > IPR-SDRAM/DDR (Altera)IP DDR SDRAM CONTROLLER RENEW PDF资料下载
参数资料
| 型号： | IPR-SDRAM/DDR |
| 厂商： | Altera |
| 文件页数： | 75/106页 |
| 文件大小： | 0K |
| 描述： | IP DDR SDRAM CONTROLLER RENEW |
| 标准包装： | 1 |
| 系列： | * |
| 类型： | MegaCore |
| 功能： | DDR SDRAM 控制器 |
| 许可证： | 续用许可证 |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页第63页第64页第65页第66页第67页第68页第69页第70页第71页第72页第73页第74页当前第75页第76页第77页第78页第79页第80页第81页第82页第83页第84页第85页第86页第87页第88页第89页第90页第91页第92页第93页第94页第95页第96页第97页第98页第99页第100页第101页第102页第103页第104页第105页第106页
Chapter 3: Functional Description
Parameters
Table 3–19. Device Datasheet Settings (Part 2 of 2)
3–39
Parameter
t DQSS
t DQSS
Units
cycle
cycle
Description
The minimum write command to first DQS latching transition.
The maximum write command to first DQS latching transition.
Board Timings
Table 3–20. Pin Loading
Parameter
Manual pin load control
Pin loading on FPGA DQ/DQS pins
Pin loading on FPGA
address/command pins
Pin loading on FPGA clock pins
Units
On or off
pF
pF
pF
Description
Turn on or turn off the manual pin load control.
The default capacitive loading on the FPGA DQ/DQS pins is based
on the chosen memory type. You should update this figure if it does
not match your board and memory devices.
The default capacitive loading on the FPGA address/command pins
is based on the chosen memory type. You should update this figure
if it does not match your board and memory devices.
The default capacitive loading on the FPGA clock pins is based on
the chosen memory type. You should update this figure if it does
not match your board and memory devices.
perform timing analysis.
Table 3–21. Board Trace Delays
Parameter
FPGA clock output to memory chip clock
input, nominal delay
Memory DQ/DQS outputs to FPGA inputs,
nominal delay
Fed-back clock trace, nominal delay
Tolerance on nominal board delays ±
Worst trace skew between DQS/DQ/DM in
any one data group
Units
ps
ps
ps
%
ps
Description
The nominal or average value of the delay attributable to the board
traces from the FPGA clock output pin to the memory device clock
input pin.
The nominal or average value of the delay attributable to the board
traces from the memory device DQS and DQ clock output pins to the
FPGA input pins in read mode.
The nominal or average value of the delay attributable to the board
traces from the FPGA clock output pin to the fed-back clock input
pin. This delay should match the sum of the clock and DQ/DQS trace
lengths.
The tolerance on the nominal board trace delays. This tolerance
should take into account any variability between individual boards,
due to temperature or voltage, and different trace lengths to different
memory devices in your system.
The worst case skew with respect to DQS and any other DQ or DM
signal in any one byte group between any one memory device and
the FPGA.
? March 2009
Altera Corporation
相关PDF资料 |
PDF描述 |
|---|---|
| GEC49DRYH | CONN EDGECARD 98POS DIP .100 SLD |
| GCC25DRXS | CONN EDGECARD 50POS DIP .100 SLD |
| IPR-RSENC | IP REED-SOLOMON ENCODER RENEW |
| EBC43DRTS | CONN EDGECARD 86POS DIP .100 SLD |
| ECC36DCAI | CONN EDGECARD 72POS R/A .100 SLD |
相关代理商/技术参数 |
参数描述 |
|---|---|
| IP-RSENC | 功能描述:开发软件 Reed-Solomon Encoder MegaCore RoHS:否 制造商:Atollic Inc. 产品:Compilers/Debuggers 用于:ARM7, ARM9, Cortex-A, Cortex-M, Cortex-R Processors |
| IPR-SLITE2 | 功能描述:开发软件 SerialLite II MegaCore RENEWAL RoHS:否 制造商:Atollic Inc. 产品:Compilers/Debuggers 用于:ARM7, ARM9, Cortex-A, Cortex-M, Cortex-R Processors |
| IPR-SRAM/QDRII | 功能描述:开发软件 QDRII SRAM Control MegaCore RENEWAL RoHS:否 制造商:Atollic Inc. 产品:Compilers/Debuggers 用于:ARM7, ARM9, Cortex-A, Cortex-M, Cortex-R Processors |
| IPR-SSIP | 功能描述:开发软件 Crypto Bundle BU Solution RoHS:否 制造商:Atollic Inc. 产品:Compilers/Debuggers 用于:ARM7, ARM9, Cortex-A, Cortex-M, Cortex-R Processors |
| IPR-TRIETHERNET | 功能描述:开发软件 Triple Speed Ethernt MegaCore RENEWAL RoHS:否 制造商:Atollic Inc. 产品:Compilers/Debuggers 用于:ARM7, ARM9, Cortex-A, Cortex-M, Cortex-R Processors |
发布紧急采购，3分钟左右您将得到回复。