- 您现在的位置：买卖IC网 > PDF目录16078 > IPR-SDRAM/DDR (Altera)IP DDR SDRAM CONTROLLER RENEW PDF资料下载
参数资料
| 型号： | IPR-SDRAM/DDR |
| 厂商： | Altera |
| 文件页数： | 69/106页 |
| 文件大小： | 0K |
| 描述： | IP DDR SDRAM CONTROLLER RENEW |
| 标准包装： | 1 |
| 系列： | * |
| 类型： | MegaCore |
| 功能： | DDR SDRAM 控制器 |
| 许可证： | 续用许可证 |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页第63页第64页第65页第66页第67页第68页当前第69页第70页第71页第72页第73页第74页第75页第76页第77页第78页第79页第80页第81页第82页第83页第84页第85页第86页第87页第88页第89页第90页第91页第92页第93页第94页第95页第96页第97页第98页第99页第100页第101页第102页第103页第104页第105页第106页
Chapter 3: Functional Description
Parameters
Table 3–12. Memory Property Parameters (Part 2 of 2)
(Note 1)
3–33
Parameter
DQ bits per DQS pin
Range
8
Units
Bits
Description
The number of data (DQ) bits for each data strobe (DQS) pin. This
option depend on the type of memory selected. Memories either
support ×4 or ×8 mode. Stratix II and Stratix III devices support
both modes. Cyclone III devices do not support the DQS mode, as
the devices do not have the DQS-related circuitry.
Use ×4 floorplan files that
include DM pins
—
—
Two sets of recommended pins are provided for use with ×4
mode (four DQ per DQS) on the sides of Stratix II devices. If you
do not intend to use the memory DM pins, turn off this control to
give more available pins for your DDR SDRAM interface.
Registered DIMM /
Unbuffered memory
—
—
This option depends on the type of memory selected.
Select Registered DIMM for higher performance systems such as
servers, workstations, routers, and switches. To assure data
integrity, Registered DIMM uses additional devices: one to two
registers to latch address and command signals, and one PLL
clock buffer to adjust timing.
Registered DIMMs have their address and control lines buffered
on the DIMM to reduce signal loading. Because the registered
DIMM requires a buffer, they are more expensive than unbuffered
DIMMs. Unbuffered DIMMs do not buffer the address lines and
control lines, so they cost less and may be limited in the amount
the system may have installed because of system loading.
However an unbuffered DDR DIMM is able to operate one clock
cycle faster than a registered DIMM.
(1) These are set by the device that you choose in the Presets list.
Controller
Table 3–13. Local Interface
Parameter
Local Interface
Range
Native or Avalon
Description
Specifies the local side interface between the user logic and the memory
This interface refers to the connection of the user logic (driver) to the
controller. There are few differences between the two interfaces in
performing read and write transactions. The Avalon-MM interface is
For non-SOPC builder designs, you can build the driver logic to interface
to the controller with either the native interface (refer to “Interface
? March 2009
Altera Corporation
相关PDF资料 |
PDF描述 |
|---|---|
| GEC49DRYH | CONN EDGECARD 98POS DIP .100 SLD |
| GCC25DRXS | CONN EDGECARD 50POS DIP .100 SLD |
| IPR-RSENC | IP REED-SOLOMON ENCODER RENEW |
| EBC43DRTS | CONN EDGECARD 86POS DIP .100 SLD |
| ECC36DCAI | CONN EDGECARD 72POS R/A .100 SLD |
相关代理商/技术参数 |
参数描述 |
|---|---|
| IP-RSENC | 功能描述:开发软件 Reed-Solomon Encoder MegaCore RoHS:否 制造商:Atollic Inc. 产品:Compilers/Debuggers 用于:ARM7, ARM9, Cortex-A, Cortex-M, Cortex-R Processors |
| IPR-SLITE2 | 功能描述:开发软件 SerialLite II MegaCore RENEWAL RoHS:否 制造商:Atollic Inc. 产品:Compilers/Debuggers 用于:ARM7, ARM9, Cortex-A, Cortex-M, Cortex-R Processors |
| IPR-SRAM/QDRII | 功能描述:开发软件 QDRII SRAM Control MegaCore RENEWAL RoHS:否 制造商:Atollic Inc. 产品:Compilers/Debuggers 用于:ARM7, ARM9, Cortex-A, Cortex-M, Cortex-R Processors |
| IPR-SSIP | 功能描述:开发软件 Crypto Bundle BU Solution RoHS:否 制造商:Atollic Inc. 产品:Compilers/Debuggers 用于:ARM7, ARM9, Cortex-A, Cortex-M, Cortex-R Processors |
| IPR-TRIETHERNET | 功能描述:开发软件 Triple Speed Ethernt MegaCore RENEWAL RoHS:否 制造商:Atollic Inc. 产品:Compilers/Debuggers 用于:ARM7, ARM9, Cortex-A, Cortex-M, Cortex-R Processors |
发布紧急采购，3分钟左右您将得到回复。