参数资料
型号: IPR-SDRAM/DDR
厂商: Altera
文件页数: 12/106页
文件大小: 0K
描述: IP DDR SDRAM CONTROLLER RENEW
标准包装: 1
系列: *
类型: MegaCore
功能: DDR SDRAM 控制器
许可证: 续用许可证
2–2
Chapter 2: Getting Started
SOPC Builder Design Flow
The DDR and DDR2 SDRAM Controller Compiler with SOPC Builder flow option
allows you to build a complete DDR or DDR2 SDRAM system. The DDR and DDR2
SDRAM Controller Compiler with SOPC Builder flow connects the DDR or DDR2
SDRAM Controller to the Avalon-MM interface, which allows you to easily create any
system that includes one or more of the Avalon-MM peripherals.
You specify system components and choose system options from a rich set of features,
and the SOPC Builder automatically generates the interconnect logic and simulation
environment. Thus, you define and generate a complete system in dramatically less
time than manual-integration methods.
To perform burst transactions when the DDR or DDR2 SDRAM controller is
instantiated in SOPC builder, you need another master such as a DMA controller to
initiate the burst transactions.
The performance of the entire system and in general the DDR or DDR2 SDRAM
controller depends upon the number of masters and slaves connected to the
Avalon-MM interface, which degrades as the number of masters and slaves connected
to it increases. If the number of masters connected to the slave increases, the size of the
arbiter (which is part of the Avalon-MM interface) increases, which reduces the
performance of the system. The DDR or DDR2 SDRAM controller performance is
limited by the frequency of Avalon-MM interface.
There is no latency associated within the Avalon-MM interface, when it transfers the
read or write request to the controller local interface. If there are multiple masters
connected to the DDR or DDR2 SDRAM controller, there may be wait states before
the request from the master is accepted by the controller.
DDR & DDR2 SDRAM Controller Walkthrough
This walkthrough explains how to create a custom variation of the DDR or DDR2
SDRAM Controller MegaCore function in a SOPC Builder system using the Altera
DDR SDRAM controller IP Toolbench and the Quartus II software.
As you go through the wizard, each step is described in detail. The flow used in this
SOPC Builder walkthrough ensures that the PLL is properly connected to the DDR or
DDR2 SDRAM controller and that the wizard-generated constraints are correctly
applied.
f
For more information on SOPC Builder, refer to volume 4 of the Quartus II Handbook .
This walkthrough involves the following steps:
? March 2009 Altera Corporation
相关PDF资料
PDF描述
GEC49DRYH CONN EDGECARD 98POS DIP .100 SLD
GCC25DRXS CONN EDGECARD 50POS DIP .100 SLD
IPR-RSENC IP REED-SOLOMON ENCODER RENEW
EBC43DRTS CONN EDGECARD 86POS DIP .100 SLD
ECC36DCAI CONN EDGECARD 72POS R/A .100 SLD
相关代理商/技术参数
参数描述
IP-RSENC 功能描述:开发软件 Reed-Solomon Encoder MegaCore RoHS:否 制造商:Atollic Inc. 产品:Compilers/Debuggers 用于:ARM7, ARM9, Cortex-A, Cortex-M, Cortex-R Processors
IPR-SLITE2 功能描述:开发软件 SerialLite II MegaCore RENEWAL RoHS:否 制造商:Atollic Inc. 产品:Compilers/Debuggers 用于:ARM7, ARM9, Cortex-A, Cortex-M, Cortex-R Processors
IPR-SRAM/QDRII 功能描述:开发软件 QDRII SRAM Control MegaCore RENEWAL RoHS:否 制造商:Atollic Inc. 产品:Compilers/Debuggers 用于:ARM7, ARM9, Cortex-A, Cortex-M, Cortex-R Processors
IPR-SSIP 功能描述:开发软件 Crypto Bundle BU Solution RoHS:否 制造商:Atollic Inc. 产品:Compilers/Debuggers 用于:ARM7, ARM9, Cortex-A, Cortex-M, Cortex-R Processors
IPR-TRIETHERNET 功能描述:开发软件 Triple Speed Ethernt MegaCore RENEWAL RoHS:否 制造商:Atollic Inc. 产品:Compilers/Debuggers 用于:ARM7, ARM9, Cortex-A, Cortex-M, Cortex-R Processors