参数资料
型号: MCC68HC711D3
厂商: MOTOROLA INC
元件分类: 微控制器/微处理器
英文描述: 8-BIT, OTPROM, 3 MHz, MICROCONTROLLER, UUC
封装: DIE
文件页数: 148/157页
文件大小: 2252K
代理商: MCC68HC711D3
Serial Peripheral Interface (SPI)
Data Sheet
MC68HC711D3 — Rev. 2
90
Serial Peripheral Interface (SPI)
MOTOROLA
7.5 SPI Signals
This subsection contains description of the four SPI signals:
Master in/slave out (MISO)
Master out/slave in (MOSI)
Serial clock (SCK)
Slave select (SS)
7.5.1 Master In/Slave Out (MISO)
MISO is one of two unidirectional serial data signals. It is an input to a master
device and an output from a slave device. The MISO line of a slave device is placed
in the high-impedance state if the slave device is not selected.
7.5.2 Master Out/Slave In (MOSI)
The MOSI line is the second of the two unidirectional serial data signals. It is an
output from a master device and an input to a slave device. The master device
places data on the MOSI line a half-cycle before the clock edge that the slave
device uses to latch the data.
7.5.3 Serial Clock (SCK)
SCK, an input to a slave device, is generated by the master device and
synchronizes data movement in and out of the device through the MOSI and MISO
lines. Master and slave devices are capable of exchanging a byte of information
during a sequence of eight clock cycles.
Four possible timing relationships can be chosen by using control bits CPOL and
CPHA in the serial peripheral control register (SPCR). Both master and slave
devices must operate with the same timing. The SPI clock rate select bits, SPR1
and SPR0, in the SPCR of the master device, select the clock rate. In a slave
device, SPR1 and SPR0 have no effect on the operation of the SPI.
7.5.4 Slave Select (SS)
The SS input of a slave device must be externally asserted before a master device
can exchange data with the slave device. SS must be low before data transactions
and must stay low for the duration of the transaction.
The SS line of the master must be held high. If it goes low, a mode fault error flag
(MODF) is set in the serial peripheral status register (SPSR). To disable the mode
fault circuit, write a 1 in bit 5 of the port D data direction register. This sets the SS
pin to act as a general-purpose output. The other three lines are dedicated to the
SPI whenever the serial peripheral interface is on.
相关PDF资料
PDF描述
MC68HC711D3MP2 8-BIT, OTPROM, 2 MHz, MICROCONTROLLER, PDIP40
MC68HC711D3S 8-BIT, UVPROM, 2.1 MHz, MICROCONTROLLER, CDIP40
MC68HC711D3FN 8-BIT, OTPROM, 2.1 MHz, MICROCONTROLLER, PQCC44
MC68HC711G5CFN 8-BIT, OTPROM, 2.1 MHz, MICROCONTROLLER, PQCC84
MC68HC11G7CFN 8-BIT, MROM, 2.1 MHz, MICROCONTROLLER, PQCC84
相关代理商/技术参数
参数描述
MCC68HRC705JP7 制造商:Motorola Inc 功能描述:
MCC6M10 制造商:Thomas & Betts 功能描述:METRIC CU CONNECTOR 6SQMM M10 STUD
MCC6M3 制造商:Thomas & Betts 功能描述:METRIC CU CONNECTOR 6SQMM M3 STUD
MCC6M3.5 制造商:Thomas & Betts 功能描述:METRIC CU CONNECTOR 6SQMM 3.5 STUD
MCC6M4 制造商:Thomas & Betts 功能描述:METRIC CONNECTOR 6SQMM M4 STUD