参数资料
型号: MT45W1MW16BDGB-708 AT
厂商: Micron Technology Inc
文件页数: 25/59页
文件大小: 0K
描述: IC PSRAM 16MBIT 104MHZ 54VFBGA
标准包装: 1,000
格式 - 存储器: RAM
存储器类型: PSRAM(页)
存储容量: 16M (1M x 16)
速度: 70ns
接口: 并联
电源电压: 1.7 V ~ 1.95 V
工作温度: -40°C ~ 105°C
封装/外壳: 54-VFBGA
供应商设备封装: 54-VFBGA(6x8)
包装: 托盘
16Mb: 1 Meg x 16 Async/Page/Burst CellularRAM 1.0 Memory
Configuration Registers
Output Impedance (BCR[5]) Default = Outputs Use Full Drive Strength
The output driver strength can be altered to adjust for different data bus loading
scenarios. The reduced-strength option should be more than adequate in stacked chip
(Flash + CellularRAM) environments when there is a dedicated memory bus. The reduced-
drive-strength option is included to minimize noise generated on the data bus during
READ operations. Normal output impedance should be selected when using a discrete
CellularRAM device in a more heavily loaded data bus environment. Partial drive is
approximately one-quarter full drive strength. Outputs are configured at full drive
strength during testing.
WAIT Configuration (BCR[8]) Default = WAIT Transitions One Clock Before Data Valid/Invalid
The WAIT configuration bit is used to determine when WAIT transitions between the
asserted and the de-asserted state with respect to valid data presented on the data bus.
The memory controller will use the WAIT signal to coordinate data transfer during
synchronous READ and WRITE operations. When BCR[8] = 0, data will be valid or invalid
on the clock edge immediately after WAIT transitions to the de-asserted or asserted
state, respectively (see Figures 18 and 20). When BCR[8] = 1, the WAIT signal transitions
one clock period prior to the data bus going valid or invalid (see Figures 19 and 20).
WAIT Polarity (BCR[10]) Default = WAIT Active HIGH
The WAIT polarity bit indicates whether an asserted WAIT output should be HIGH or
LOW. This bit will determine whether the WAIT signal requires a pull-up or pull-down
resistor to maintain the de-asserted state.
Figure 18:
WAIT Configuration (BCR[8] = 0)
C LK
WAIT
DQ[15:0]
High-Z
Data[0]
Data[1]
Data imme d iately vali d (or invali d )
Note:
Data valid/invalid immediately after WAIT transitions (BCR[8] = 0). See Figure 20 on
page 26.
Figure 19:
WAIT Configuration (BCR[8] = 1)
C LK
WAIT
D[15:0]
High-Z
Data[0]
Data vali d (or invali d ) after one c lo c k d elay
Note:
Valid/invalid data delayed for one clock after WAIT transitions (BCR[8] = 1). See Figure 20
on page 26.
PDF: 09005aef81cb58ed/Source: 09005aef81c7a667
16mb_burst_cr1_0_p23z_2.fm - Rev. H 4/08 EN
25
Micron Technology, Inc., reserves the right to change products or specifications without notice.
?2005 Micron Technology, Inc. All rights reserved.
相关PDF资料
PDF描述
MT48H32M16LFB4-75B IT:C IC SDRAM 512MB 54VFBGA
MT48H8M16LFB4-75 IT:K TR IC SDRAM 128MBIT 133MHZ 54VFBGA
MTC100-JA2-P34 CONTACT INSERT PIN
MX841BE IC CONVERTER WHITE LED 8-SOIC
MXHV9910BTR IC LED DRIVER HIGH BRIGHT 8-SOIC
相关代理商/技术参数
参数描述
MT45W1MW16BP23ZWC2 制造商:Micron Technology Inc 功能描述:1MX16 PSRAM DIE-COM 1.8V BURST PSEUDO STATIC 1.8V I/O - Bulk
MT45W1MW16PABA-70 WT 功能描述:IC PSRAM 16MBIT 70NS 48VFBGA RoHS:是 类别:集成电路 (IC) >> 存储器 系列:- 标准包装:1 系列:- 格式 - 存储器:RAM 存储器类型:SDRAM 存储容量:256M(8Mx32) 速度:143MHz 接口:并联 电源电压:3 V ~ 3.6 V 工作温度:-40°C ~ 85°C 封装/外壳:90-VFBGA 供应商设备封装:90-VFBGA(8x13) 包装:托盘 其它名称:Q2841869
MT45W1MW16PABA-70 WT TR 功能描述:IC PSRAM 16MBIT 70NS 48VFBGA RoHS:是 类别:集成电路 (IC) >> 存储器 系列:- 标准包装:378 系列:- 格式 - 存储器:闪存 存储器类型:FLASH 存储容量:8M(1M x 8,512K x 16) 速度:110ns 接口:并联 电源电压:2.7 V ~ 3.6 V 工作温度:-40°C ~ 85°C 封装/外壳:48-CBGA 供应商设备封装:48-CBGA(7x7) 包装:托盘
MT45W1MW16PAFA-70 WT 功能描述:IC PSRAM 16MBIT 70NS 48VFBGA RoHS:否 类别:集成电路 (IC) >> 存储器 系列:- 标准包装:1 系列:- 格式 - 存储器:RAM 存储器类型:SDRAM 存储容量:256M(8Mx32) 速度:143MHz 接口:并联 电源电压:3 V ~ 3.6 V 工作温度:-40°C ~ 85°C 封装/外壳:90-VFBGA 供应商设备封装:90-VFBGA(8x13) 包装:托盘 其它名称:Q2841869
MT45W1MW16PAFA-70 WT TR 功能描述:IC PSRAM 16MBIT 70NS 48VFBGA RoHS:否 类别:集成电路 (IC) >> 存储器 系列:- 标准包装:378 系列:- 格式 - 存储器:闪存 存储器类型:FLASH 存储容量:8M(1M x 8,512K x 16) 速度:110ns 接口:并联 电源电压:2.7 V ~ 3.6 V 工作温度:-40°C ~ 85°C 封装/外壳:48-CBGA 供应商设备封装:48-CBGA(7x7) 包装:托盘