- 您现在的位置：买卖IC网 > PDF目录187165 > MT46V32M8P-75ELIT:G 64M X 8 DDR DRAM, 0.75 ns, PDSO66 PDF资料下载
参数资料
| 型号： | MT46V32M8P-75ELIT:G |
| 元件分类： | DRAM |
| 英文描述： | 64M X 8 DDR DRAM, 0.75 ns, PDSO66 |
| 封装： | 0.40 INCH, LEAD FREE,PLASTIC, TSOP-66 |
| 文件页数： | 1/93页 |
| 文件大小： | 3632K |
当前第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页第63页第64页第65页第66页第67页第68页第69页第70页第71页第72页第73页第74页第75页第76页第77页第78页第79页第80页第81页第82页第83页第84页第85页第86页第87页第88页第89页第90页第91页第92页第93页
Products and specifications discussed herein are subject to change by Micron without notice.
256Mb: x4, x8, x16 DDR SDRAM
Features
PDF: 09005aef80768abb/Source: 09005aef82a95a3a
Micron Technology, Inc., reserves the right to change products or specifications without notice.
256Mb_DDR_x4x8x16_D1.fm - 256Mb DDR: Rev. O, Core DDR: Rev. B 1/09 EN
1
2003 Micron Technology, Inc. All rights reserved.
Double Data Rate (DDR) SDRAM
MT46V64M4 – 16 Meg x 4 x 4 banks
MT46V32M8 – 8 Meg x 8 x 4 banks
MT46V16M16 – 4 Meg x 16 x 4 banks
Features
VDD = +2.5V ±0.2V, VDDQ = +2.5V ±0.2V
VDD = +2.6V ±0.1V, VDDQ = +2.6V ±0.1V (DDR400)
Bidirectional data strobe (DQS) transmitted/
received with data, that is, source-synchronous data
capture (x16 has two – one per byte)
Internal, pipelined double-data-rate (DDR)
architecture; two data accesses per clock cycle
Differential clock inputs (CK and CK#)
Commands entered on each positive CK edge
DQS edge-aligned with data for READs; center-
aligned with data for WRITEs
DLL to align DQ and DQS transitions with CK
Four internal banks for concurrent operation
Data mask (DM) for masking write data
(x16 has two – one per byte)
Programmable burst lengths (BL): 2, 4, or 8
Auto refresh
– 64ms, 8192-cycle(Commercial & Industrial)
– 16ms, 8192-cycle (Automotive)
Self refresh (not available on AT devices)
Longer-lead TSOP for improved reliability (OCPL)
2.5V I/O (SSTL_2-compatible)
Concurrent auto precharge option supported
tRAS lockout supported (tRAP = tRCD)
Notes: 1. Only available on Revision F and G.
2. Only available on Revision K.
3. Not recommended for new designs.
4. Contact Micron for availability.
Options
Marking
Configuration
– 64 Meg x 4 (16 Meg x 4 x 4 banks)
64M4
– 32 Meg x 8 (8 Meg x 8 x 4 banks)
32M8
– 16 Meg x 16 (4 Meg x 16 x 4 banks)
16M16
Plastic package – OCPL
– 66-pin TSOP
TG
– 66-pin TSOP (Pb-free)
P
Plastic package
– 60-ball FBGA (8mm x 14mm)
– 60-ball FBGA (8mm x 14mm) (Pb-free)
BG1
– 60-ball FBGA (8mm x 12.5mm)
CV2
– 60-ball FBGA (8mm x 12.5mm)
(Pb-free)
CY2
Timing – cycle time
– 5ns @ CL = 3 (DDR400B)
-5B
– 6ns @ CL = 2.5 (DDR333) FBGA only
-6
– 6ns @ CL = 2.5 (DDR333) TSOP only
-6T
– 7.5ns @ CL = 2 (DDR266)
-75E1
– 7.5ns @ CL = 2 (DDR266A)
-75Z1
– 7.5ns @ CL = 2.5 (DDR266B)
-751
Self refresh
– Standard
None
– Low-power self refresh
L
Temperature rating
– Commercial (0°C to +70°C)
None
– Industrial (–40°C to +85°C)
IT
– Automotive (–40°C to +105°C)
AT4
Revision
– x4, x8
:G3
– x16
:F3
– x4, x8, x16
:K
相关PDF资料 |
PDF描述 |
|---|---|
| MT47H128M4CC-3:B | 128M X 4 DDR DRAM, 0.45 ns, PBGA84 |
| MT47H32M16HR-37EAT:G | 32M X 16 DDR DRAM, 0.5 ns, PBGA84 |
| MT47H64M16BT-3ELIT:A | 64M X 16 DDR DRAM, 0.45 ns, PBGA92 |
| MT47H64M8B6-3ELAT:D | DDR DRAM, PBGA60 |
| MT48H32M16LFCJ-8 | 32M X 16 SYNCHRONOUS DRAM, 7 ns, PBGA54 |
相关代理商/技术参数 |
参数描述 |
|---|---|
| MT46V32M8T66ADC1 | 制造商:Micron Technology Inc 功能描述:32MX8 DDR SDRAM DIE-COM COMMERCIAL 2.5V - Trays |
| MT46V32M8TG-5B/G | 制造商:Micron Technology Inc 功能描述:DRAM Chip DDR SDRAM 256M-Bit 32Mx8 2.6V 66-Pin TSOP Tray |
发布紧急采购，3分钟左右您将得到回复。