参数资料
型号: MT46V32M8P-75ELIT:G
元件分类: DRAM
英文描述: 64M X 8 DDR DRAM, 0.75 ns, PDSO66
封装: 0.40 INCH, LEAD FREE,PLASTIC, TSOP-66
文件页数: 69/93页
文件大小: 3632K
PDF: 09005aef80768abb/Source: 09005aef82a95a3a
Micron Technology, Inc., reserves the right to change products or specifications without notice.
DDR_x4x8x16_Core2.fm - 256Mb DDR: Rev. O, Core DDR: Rev. B 1/09 EN
69
2003 Micron Technology, Inc. All rights reserved.
256Mb: x4, x8, x16 DDR SDRAM
Operations
Figure 34:
Bank READ – Without Auto Precharge
Notes:
1. NOP commands are shown for ease of illustration; other commands may be valid at these
times.
2. BL = 4.
3. The PRECHARGE command can only be applied at T5 if tRAS (MIN) is met.
4. Disable auto precharge.
5. “Don’t Care” if A10 is HIGH at T5.
6. DO n (or b) = data-out from column n (or column b); subsequent elements are provided in
the programmed order.
DQS and DQ timing.
CK
CK#
CKE
A10
BA0, BA1
tCK
tCH
tCL
tIS
tIH
tIS
tIH
tIS
tIH
tRCD
tRC
tRP
CL = 2
DM
T0
T1
T2
T3
T4
T5
T5n
T6n
T6
T7
T8
DQS
Case 1: tAC (MIN) and tDQSCK (MIN)
Case 2: tAC (MAX) and tDQSCK (MAX)
DQS
tRPRE
tRPST
tDQSCK (MIN)
tLZ (MIN)
tAC (MIN)
tLZ (MIN)
DO
n
tHZ (MAX)
tAC (MAX)
DO
n
ACT
Col n
Bank x
ACT
Bank x
tDQSCK (MAX)
NOP
1
NOP
1
NOP
1
NOP
1
NOP
1
READ
2
PRE
3
4
Bank x
5
tRAS3
Row
DQ
Command
Address
Transitioning Data
Don’t Care
All banks
One bank
相关PDF资料
PDF描述
MT47H128M4CC-3:B 128M X 4 DDR DRAM, 0.45 ns, PBGA84
MT47H32M16HR-37EAT:G 32M X 16 DDR DRAM, 0.5 ns, PBGA84
MT47H64M16BT-3ELIT:A 64M X 16 DDR DRAM, 0.45 ns, PBGA92
MT47H64M8B6-3ELAT:D DDR DRAM, PBGA60
MT48H32M16LFCJ-8 32M X 16 SYNCHRONOUS DRAM, 7 ns, PBGA54
相关代理商/技术参数
参数描述
MT46V32M8T66ADC1 制造商:Micron Technology Inc 功能描述:32MX8 DDR SDRAM DIE-COM COMMERCIAL 2.5V - Trays
MT46V32M8TG-5B/G 制造商:Micron Technology Inc 功能描述:DRAM Chip DDR SDRAM 256M-Bit 32Mx8 2.6V 66-Pin TSOP Tray