参数资料
型号: MT46V32M8P-75ELIT:G
元件分类: DRAM
英文描述: 64M X 8 DDR DRAM, 0.75 ns, PDSO66
封装: 0.40 INCH, LEAD FREE,PLASTIC, TSOP-66
文件页数: 82/93页
文件大小: 3632K
PDF: 09005aef80768abb/Source: 09005aef82a95a3a
Micron Technology, Inc., reserves the right to change products or specifications without notice.
DDR_x4x8x16_Core2.fm - 256Mb DDR: Rev. O, Core DDR: Rev. B 1/09 EN
81
2003 Micron Technology, Inc. All rights reserved.
256Mb: x4, x8, x16 DDR SDRAM
Operations
Figure 46:
WRITE-to-PRECHARGE – Interrupting
Notes:
1. DI b = data-in for column b.
2. Subsequent element of data-in is applied in the programmed order following DI b.
3. An interrupted burst of 8 is shown; two data elements are written.
4. tWR is referenced from the first positive CK edge after the last data-in pair.
5. A10 is LOW with the WRITE command (auto precharge is disabled).
6. DQS is required at T4 and T4n (nominal case) to register DM.
7. If the burst of 4 is used, DQS and DM are not required at T3, T3n, T4, and T4n.
tDQSS
tDQSS (NOM)
CK
CK#
Command
WRITE
NOP
Address
Bank a,
Col b
Bank,
(a or all)
NOP
T0
T1
T2
T3
T2n
T4
T5
T1n
T6
tWR
tRP
DQ
DQS
DM
DI
b
tDQSS
tDQSS (MIN)
DQ
DQS
DM
DI
b
tDQSS
tDQSS (MAX)
DQ
DQS
DM
DI
b
Don’t Care
Transitioning Data
T3n
T4n
PRE
相关PDF资料
PDF描述
MT47H128M4CC-3:B 128M X 4 DDR DRAM, 0.45 ns, PBGA84
MT47H32M16HR-37EAT:G 32M X 16 DDR DRAM, 0.5 ns, PBGA84
MT47H64M16BT-3ELIT:A 64M X 16 DDR DRAM, 0.45 ns, PBGA92
MT47H64M8B6-3ELAT:D DDR DRAM, PBGA60
MT48H32M16LFCJ-8 32M X 16 SYNCHRONOUS DRAM, 7 ns, PBGA54
相关代理商/技术参数
参数描述
MT46V32M8T66ADC1 制造商:Micron Technology Inc 功能描述:32MX8 DDR SDRAM DIE-COM COMMERCIAL 2.5V - Trays
MT46V32M8TG-5B/G 制造商:Micron Technology Inc 功能描述:DRAM Chip DDR SDRAM 256M-Bit 32Mx8 2.6V 66-Pin TSOP Tray