- 您现在的位置：买卖IC网 > PDF目录296800 > PEF22508E (INFINEON TECHNOLOGIES AG) DATACOM, PCM TRANSCEIVER, PBGA256 PDF资料下载
参数资料
| 型号： | PEF22508E |
| 厂商： | INFINEON TECHNOLOGIES AG |
| 元件分类： | 数字传输电路 |
| 英文描述： | DATACOM, PCM TRANSCEIVER, PBGA256 |
| 封装： | 17 X 17 MM, 1 MM PITCH, PLASTIC, LBGA-256 |
| 文件页数： | 171/193页 |
| 文件大小： | 10683K |
| 代理商： | PEF22508E |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页第63页第64页第65页第66页第67页第68页第69页第70页第71页第72页第73页第74页第75页第76页第77页第78页第79页第80页第81页第82页第83页第84页第85页第86页第87页第88页第89页第90页第91页第92页第93页第94页第95页第96页第97页第98页第99页第100页第101页第102页第103页第104页第105页第106页第107页第108页第109页第110页第111页第112页第113页第114页第115页第116页第117页第118页第119页第120页第121页第122页第123页第124页第125页第126页第127页第128页第129页第130页第131页第132页第133页第134页第135页第136页第137页第138页第139页第140页第141页第142页第143页第144页第145页第146页第147页第148页第149页第150页第151页第152页第153页第154页第155页第156页第157页第158页第159页第160页第161页第162页第163页第164页第165页第166页第167页第168页第169页第170页当前第171页第172页第173页第174页第175页第176页第177页第178页第179页第180页第181页第182页第183页第184页第185页第186页第187页第188页第189页第190页第191页第192页第193页
Data Sheet
79
Rev. 1.0, 2005-06-02
OctalLIU
TM
PEF 22508 E
Functional Description
By the FCLKR input pin. In that case FCLKR input pin function must be selected by PC5.CSRP = 0 to use
the receiver clock from the framer.
In single rail mode of the transmit direction (LIM3.DRX = 0, LIM3), the input for the unipolar data of the framer is
XDIP.
If dual rail mode is selected in transmit direction by setting of register bit LIM3.DRX, the input for the positive rail
of the data is XDIP and the input for the negative rail of the data is the multi function port XDIN. Therefore one of
the both transmit multifunction ports must be configured to XDIN (for example PC1.XPX1(3:0) = 1101
B),
seeTable 29.
Clocking (sampling) of XDIP and XDIN is done with the rising or falling edge of the internal transmit clock, selected
by DIC3.RESX. The internal transmit clock can be sourced either
By the internal receive clock of the receive system (CMR2.IXSC = 1). To support the framer with these clock
FCLKR output pin function must be selected by PC5.CSRP = 1. or
By the FCLKX input pin (CMR2.IXSC = 0). In that case FCLKX is supported by the framer.
3.11
Test Functions
The following chapters describe the different test function of the OctalLIU
TM.
3.11.1
Pseudo-Random Binary Sequence Generation and Monitor
All bits of all slots in a E1T1/J1 frame are used for PRBS.
The OctalLIU
TM has the ability to generate and monitor pseudo-random binary sequences (PRBS). The generated
PRBS pattern is transmitted to the remote end on pins XL1/2 and can be inverted optionally. Generating and
monitoring of PRBS pattern is done according to ITU-T O.150 and ITU-T O.151.
The PRBS monitor senses the PRBS pattern in the incoming data stream. Synchronization is done on the inverted
and non-inverted PRBS pattern. The current synchronization status is reported in status and interrupt status
registers. Enabled by bit LCR1.EPRM each PRBS bit error increments an error counter BEC (BECL).
Synchronization is reached within 400 ms with a probability of 99.9% at a bit error rate of up to 10
-1.
The PRBS pattern (polynomials) can be selected to be 211-1, 215-1, 220-1or 223-1 by the register bits
TPC0.PRP(1:0) and LCR1.LLBP (LCR1), see Table 28. For definition of this polynomials see the Standards ITU-T
O.150, O.151. and TR62441. The polynomials 211-1 and 223-1 can be selected only if TPC0.PRM unequal 00
B.
Transmission of PRBS pattern is enabled by register bit LCR1.XPRBS. With the register bit LCR1.FLLB switching
between not inverted and inverted transmit pattern can be done.
The receive monitoring of PRBS patterns is enabled by register bit LCR1.EPRM. In general, depending on bit
LCR1.EPRM the source of the interrupt status bit ISR1.LLBSC changed, see register description. The type of
detected PRBS pattern in the receiver is shown in the status register bits PRBSSTA.PRS. Every change of the
bits PRS in PRBSSTA sets the interrupt bit ISR1.LLBSC if register bit LCR1.EPRM is set. No pattern is also
detected if the mode “alarm simulation” is active.
The detection of all_zero or all_ones pattern is done over 12, 16, 21 or 24 consecutive bits, depending on the
selected PRBS polynomial (211-1, 215-1, 220-1or 223-1 respectively). The detection of all_zero or all_ones is
independent on LCR1.FLLB.
The distinction between all-ones and all-zeros pattern is possible by combination of.
The information about the first reached PRBS status after the PRBS monitor was enabled (“PRBS pattern
detected” or “inverted PRBS pattern detected”) with
The status information “all-zero pattern detected” or “all-ones pattern detected”
If an “all-one” or an “all-zero” pattern is detected by the PRBS monitor, the interrupt status bit ISR1.LLBSC in E1
mode, or ISR3.LLBSC in T1/J1 mode respectively, is set not only once, but is set permanent.
Therefore, after reading of the interrupt status bit ISR1.LLBSC (E1 mode) or ISR3.LLBSC (T1/J1 mode), the
appropriate interrupt routine should set the interrupt mask bits IMR1.LLBSC (E1 mode) or IMR3.LLBSC (T1/J1
mode) to 1, after an “all-one” or an “all-zero” pattern was indicated, to avoid permanent interrupts issued by the
OctalLIU
TM. The PRBS status register bits PRBSSTA.PRS should be polled to detect changes in the pattern, for
相关PDF资料 |
PDF描述 |
|---|---|
| PEF22554E | DATACOM, FRAMER, PBGA160 |
| PEF22554HT | DATACOM, FRAMER, PQFP144 |
| PES12-42S-N0024 | |
| PESD3V3V4UK,132 | 25 W, UNIDIRECTIONAL, 4 ELEMENT, SILICON, TVS DIODE |
| PF38F3050L0YUQ3A | SPECIALTY MEMORY CIRCUIT, PBGA88 |
相关代理商/技术参数 |
参数描述 |
|---|---|
| PEF22508EV1.1-G | 功能描述:网络控制器与处理器 IC T/E RoHS:否 制造商:Micrel 产品:Controller Area Network (CAN) 收发器数量: 数据速率: 电源电流（最大值）:595 mA 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:PBGA-400 封装:Tray |
| PEF22508EV11G | 制造商:Rochester Electronics LLC 功能描述: 制造商:Infineon Technologies AG 功能描述: |
| PEF22508EV11GXP | 制造商:Lantiq 功能描述:LINE INTERFACE UNITS |
| PEF22508EV11GXT | 制造商:Lantiq 功能描述:LINE INTERFACE UNITS |
| PEF22509EV1.1 | 制造商:Infineon Technologies AG 功能描述:SP000205605_T/E ASIC_TY_PB |
发布紧急采购，3分钟左右您将得到回复。