- 您现在的位置：买卖IC网 > PDF目录296800 > PEF22508E (INFINEON TECHNOLOGIES AG) DATACOM, PCM TRANSCEIVER, PBGA256 PDF资料下载
参数资料
| 型号： | PEF22508E |
| 厂商： | INFINEON TECHNOLOGIES AG |
| 元件分类： | 数字传输电路 |
| 英文描述： | DATACOM, PCM TRANSCEIVER, PBGA256 |
| 封装： | 17 X 17 MM, 1 MM PITCH, PLASTIC, LBGA-256 |
| 文件页数： | 92/193页 |
| 文件大小： | 10683K |
| 代理商： | PEF22508E |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页第63页第64页第65页第66页第67页第68页第69页第70页第71页第72页第73页第74页第75页第76页第77页第78页第79页第80页第81页第82页第83页第84页第85页第86页第87页第88页第89页第90页第91页当前第92页第93页第94页第95页第96页第97页第98页第99页第100页第101页第102页第103页第104页第105页第106页第107页第108页第109页第110页第111页第112页第113页第114页第115页第116页第117页第118页第119页第120页第121页第122页第123页第124页第125页第126页第127页第128页第129页第130页第131页第132页第133页第134页第135页第136页第137页第138页第139页第140页第141页第142页第143页第144页第145页第146页第147页第148页第149页第150页第151页第152页第153页第154页第155页第156页第157页第158页第159页第160页第161页第162页第163页第164页第165页第166页第167页第168页第169页第170页第171页第172页第173页第174页第175页第176页第177页第178页第179页第180页第181页第182页第183页第184页第185页第186页第187页第188页第189页第190页第191页第192页第193页
Data Sheet
181
Rev. 1.0, 2005-06-02
OctalLIU
TM
PEF 22508 E
Operational Description
7
Operational Description
7.1
Operational Overview
Every of the eight channels of the OctalLIU
TM can be operated in two clock modes, which are either E1 mode or
T1/J1 mode, selected by the register bit GCM2.VFREQ_EN, see Chapter 3.5.5:
In the so called “flexible master clocking mode” (GCM2.VFREQ_EN = 1) all eight ports can work in E1 or in
T1 mode individually, independent from another.
In the so called “clocking fixed mode” (GCM2.VFREQ_EN = 0) all eight ports must work together either in E1
or in T1 mode.
The device is programmable via one of the three integrated micro controller interfaces which are selected by
strapping of the pins IM(1:0):
The asynchronous interface has two modes: Intel (IM(1:0) = 00
b) and Motorola (IM(1:0) = 01b). This
interface enables byte or word access to all control and status registers, see Chapter 3.5.1.
SPI interface (IM(1:0) = 10
b), see Chapter 3.5.2.2.
SCI interface (IM(1:0) = 11
b), see Chapter 3.5.2.1.
The OctalLIU
TM has three different kinds of registers:
The control registers configure the whole device and have write and read access.
The status registers are read-only and are updated continuously. Normally, the processor reads the status
registers periodically to analyze the alarm status and signaling data.
The interrupt status registers are read-only and are cleared by reading (“rsc”). They are updated (set)
continuously. Normally, the processor reads the interrupt status registers after an interrupt occurs at pin INT.
Masking can be done with the appropriate interrupt mask registers. Mask registers are control registers.
All this registers can be separate into two groups:
Global registers are not belonging especially to one of the eight channels. The higher address byte is 00
H.
The other registers are belonging to one of the eight channels. The higher address bytes - marked as xx
H in
the register description - are identical to the numbers 0 up to 7 of the appropriate channels. So every of this
registers exist eight time in the whole device.
7.2
Device Reset
After the device is powered up, the OctalLIU
TM must be forced to the reset state first.
The OctalLIU
TM is forced to the reset state if a low signal is input on pin RES for a minimum period of 10
s, see
Figure 42. During reset the OctalLIU
TM
Needs an active clock on pin MCLK
The pin COMP must be 0.
The pins IM(1:0) must have defined values to select the micro controller interface.
Only if IM(1:0) = 11
b (SCI interface is selected) the pins A(5:0) must have defined values to select the SCI
source address of the device.
Only if IM1 = 1 (SCI or SPI interface is selected) the pins D(15:5) must have defined values to configure the
central PLL in the master clocking unit of the device.
During and after reset all internal flip-flops are reset and most of the control registers are initialized with default
values.
SIgnals (for example RL1/2 receive line) should not be applied before the device is powered up.
After reset the complete device is initialized, especially to E1 operation and “flexible master clocking mode”. The
complete initialization is listed in Table 68. Additionally all interrupt mask registers IMR1, IMR3, IMR4, IMR6 and
IMR7 are initialized to FF
H, so that not masking is performed.
After reset the OctalLIU
TM must be configured first. General guidelines for configuration are described in
Chapter 7.4 for E1 mode and Chapter 7.5 for T1/J1 mode.
For reset see also Chapter 3.5.5.1.
相关PDF资料 |
PDF描述 |
|---|---|
| PEF22554E | DATACOM, FRAMER, PBGA160 |
| PEF22554HT | DATACOM, FRAMER, PQFP144 |
| PES12-42S-N0024 | |
| PESD3V3V4UK,132 | 25 W, UNIDIRECTIONAL, 4 ELEMENT, SILICON, TVS DIODE |
| PF38F3050L0YUQ3A | SPECIALTY MEMORY CIRCUIT, PBGA88 |
相关代理商/技术参数 |
参数描述 |
|---|---|
| PEF22508EV1.1-G | 功能描述:网络控制器与处理器 IC T/E RoHS:否 制造商:Micrel 产品:Controller Area Network (CAN) 收发器数量: 数据速率: 电源电流（最大值）:595 mA 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:PBGA-400 封装:Tray |
| PEF22508EV11G | 制造商:Rochester Electronics LLC 功能描述: 制造商:Infineon Technologies AG 功能描述: |
| PEF22508EV11GXP | 制造商:Lantiq 功能描述:LINE INTERFACE UNITS |
| PEF22508EV11GXT | 制造商:Lantiq 功能描述:LINE INTERFACE UNITS |
| PEF22509EV1.1 | 制造商:Infineon Technologies AG 功能描述:SP000205605_T/E ASIC_TY_PB |
发布紧急采购，3分钟左右您将得到回复。