
PRELIMINARY
INVERSE MULTIPLEXING OVER ATM
PM7341 S/UNI-IMA-84
DATASHEET
PMC-2000223
ISSUE 4
INVERSE MULTIPLEXING OVER ATM
PROPRIETARY AND CONFIDENTIAL TO PMC-SIERRA, INC., AND FOR ITS CUSTOMERS’ INTERNAL USE
205
Register 0x102: RCAS Indirect Link Data Register
Bit
Type
Function
Default
15:10
R
Unused
X
9
R/W
VLDLBEN
0
8
R/W
PROV
0
7
Unused
X
6:0
R/W
VLINK[6:0]
00
The RCAS Timeslot Provision RAM maps either timeslots from a physical link or
an entire physical link to a Virtual Link. It also provisions timeslots/links and
enables Diagnostic Loopback.
This register contains either: (1) the data read from the RCAS Timeslot Provision
RAM after an indirect read operation or (2) the data to be inserted into the RCAS
Timeslot Provision RAM during an indirect write operation.
VLINK[6:0]
VLINK[6:0] is the Virtual Link to which this RCAS LINK/TSLOT is mapped.
Valid values are 0x00 to 0x53. For proper operation, timeslots from multiple
physical links cannot be mapped to the same VLINK.
After an indirect read operation has been completed, VLINK[6:0]) reports the
virtual link number read from the RCAS Timeslot Provision RAM. The Virtual
Link number to be written to the RCAS Timeslot Provision RAM in an indirect
write operation must be set up in this register before triggering the write.
VLINK[6:0] reflects the value written until the completion of a subsequent
indirect read operation.
PROV
The indirect provision enable bit (PROV) reports the timeslot provision enable
flag read from the timeslot provision RAM after an indirect read operation has
been completed. The provision enable flag to be written to the timeslot
provision RAM in an indirect write operation must be set up in this register
before triggering the write. When PROV is set high, the current receive data
byte is processed as part of the virtual link (as indicated by VLINK[6:0]).
When PROV is set low, the current time-slot does not belong to any virtual