- 您现在的位置：买卖IC网 > PDF目录296935 > QL1P100-7PUN86C (QUICKLOGIC CORP) FPGA, 640 CLBS, 100000 GATES, PBGA86 PDF资料下载
参数资料
| 型号： | QL1P100-7PUN86C |
| 厂商： | QUICKLOGIC CORP |
| 元件分类： | FPGA |
| 英文描述： | FPGA, 640 CLBS, 100000 GATES, PBGA86 |
| 封装： | 6 X 6 MM, 1.20 MM HEIGHT, 0.50 MM PITCH, LEAD FREE, TFBGA-86 |
| 文件页数： | 1/44页 |
| 文件大小： | 1101K |
| 代理商： | QL1P100-7PUN86C |
当前第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页
2010 QuickLogic Corporation
1
Device Highlights
Low Power Programmable Logic
As low as 2.2 A
0.18 m, six layer metal CMOS process
1.8 V core voltage, 1.8/2.5/3.3 V drive
capable I/Os
36 kilobits of SRAM
48 I/Os available
100,000 system gates
Nonvolatile, instant-on
IEEE 1149.1 boundary scan testing compliant
Embedded Dual-Port SRAM
Eight dual-port 4-kilobit high performance SRAM
blocks
True dual-port capability
Embedded synchronous/asynchronous FIFO
controller
Configurable and cascadable aspect ratio
Programmable I/O
Bank programmable drive strength
Bank programmable slew rate control
Independent I/O banks capable of supporting
multiple I/O standards in one device
Bank programmable I/O standards: LVTTL,
LVCMOS, LVCMOS18, PCI, SSTL2, SSTL3 and
SSDL18
Advanced Clock Network
Multiple low skew clock networks
1 dedicated global clock network
4 programmable global clock networks
Quadrant-based segmentable clock networks
16 quad clock networks per device
4 quad clock networks per quadrant
One user Configurable Clock Manager (CCM)
Very Low Power (VLP) Mode
QuickLogic PolarPro has a special VLP pin
which can enable a low power sleep mode that
significantly reduces the overall power
consumption of the device by placing the device in
standby
Enter VLP mode from normal operation in less
than 250 s (typical)
Exit from VLP mode to normal operation in less
than 250 s (typical)
Security Links
There are several security links to disable JTAG
access to the device. Programming these optional
links completely disables access to the device from
the outside world and provides an extra level of
design security not possible in SRAM-based FPGAs.
Figure 1: QuickLogic PolarPro Block Diagram
Embedded RAM Blocks
Fabric
Embedded RAM Blocks
FIFO Controller
CCM
DDR/GPIO
GPIO
DDR/GPIO
FIFO Controller
GPIO
CCM
Combining Low Power, Performance, Density, and Embedded RAM
QuickLogic PolarPro
Device Data Sheet —
86-Pin TFBGA QL1P100
相关PDF资料 |
PDF描述 |
|---|---|
| QL1P100-7PUN86I | FPGA, 640 CLBS, 100000 GATES, PBGA86 |
| QL1P100-7PUN86M | FPGA, 640 CLBS, 100000 GATES, PBGA86 |
| QL1P100-8PU86C | FPGA, 640 CLBS, 100000 GATES, PBGA86 |
| QL1P100-8PU86M | FPGA, 640 CLBS, 100000 GATES, PBGA86 |
| QL1P100-8PUN86C | FPGA, 640 CLBS, 100000 GATES, PBGA86 |
相关代理商/技术参数 |
参数描述 |
|---|---|
| QL-1RED | 制造商:Panduit Corp 功能描述: |
| QL-1WHT | 制造商:Panduit Corp 功能描述: |
| QL-1YEL | 制造商:Panduit Corp 功能描述:B-SI |
| QL2003 | 制造商:未知厂家 制造商全称:未知厂家 功能描述:3.3V and 5.0V pASIC-R 2 FPGA Combining Speed, Density, Low Cost and Flexibility |
| QL2003-0PF100C | 制造商:未知厂家 制造商全称:未知厂家 功能描述:Field Programmable Gate Array (FPGA) |
发布紧急采购，3分钟左右您将得到回复。