- 您现在的位置：买卖IC网 > PDF目录296935 > QL1P100-7PUN86C (QUICKLOGIC CORP) FPGA, 640 CLBS, 100000 GATES, PBGA86 PDF资料下载
参数资料
| 型号： | QL1P100-7PUN86C |
| 厂商： | QUICKLOGIC CORP |
| 元件分类： | FPGA |
| 英文描述： | FPGA, 640 CLBS, 100000 GATES, PBGA86 |
| 封装： | 6 X 6 MM, 1.20 MM HEIGHT, 0.50 MM PITCH, LEAD FREE, TFBGA-86 |
| 文件页数： | 32/44页 |
| 文件大小： | 1101K |
| 代理商： | QL1P100-7PUN86C |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页当前第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页
2010 QuickLogic Corporation
QuickLogic PolarPro Device Data Sheet — 86-Pin TFBGA QL1P100
38
Pin Descriptions
Table 40: Pin Descriptions
Pin
Direction
Function
Description
Dedicated Pin Descriptions
GPIO(C:A)
I/O
General purpose
input/output pin
The I/O pin is a bi-directional pin, configurable to either an
input-only, output-only, or bi-directional pin. The letter
inside the parenthesis means that the I/O is located in the
bank with that letter. If an I/O is not used, the development
software provides the option of tying that pin to GND,
VCCIO, or Hi-Z.
CLK(C:A)
I
Global clock network pin low
skew global clock
This pin provides access to a distributed network capable
of driving the CLOCK, SET, RESET, all inputs to the Logic
Cell, READ and WRITE CLOCKS, Read and Write
Enables of the Embedded RAM Blocks, and I/O inputs.
The voltage tolerance of this pin is specified by
VCCIO(C:A).
DEDCLK(D)
I
Dedicated clock network pin
low skew clock
This pin provides access to a distributed network capable
of driving the CLOCK, SET, RESET, all inputs to the Logic
Cell, READ and WRITE CLOCKS, Read and Write
Enables of the Embedded RAM Blocks, and I/O inputs.
The voltage tolerance of this pin is specified by
VCCIO(D).
CCMIN(1:0)
I
CCM clock input
Input clock for CCM. The voltage tolerance for this pin is
specified by the VCCIO of the same bank.
CCMVCC (1:0)
I
Power supply pin for CCM
CCM input voltage level. Configurable as 1.8 V only.
CCMGND(1:0)
I
Ground pin for CCM
Connect to ground.
VLP
I
Voltage low power
Active low. Therefore, when VLP pin is low, the device will
go into low power mode. Tie VLP to 3.3 V to disable low
power mode.
VCC
I
Power supply pin
Connect to 1.8 V supply.
VCCIO(D:A)
I
Input voltage tolerance pin
This pin provides the flexibility to interface the device with
either a 3.3 V, 2.5 V, or 1.8 V device. The letter inside the
parenthesis means that the VCCIO is located in the bank
with that letter. Every I/O pin in the same bank will be
tolerant of the same VCCIO input signals and will drive
VCCIO level output signals. This pin must be connected
to either 3.3 V, 2.5 V, or 1.8 V.
GND
I
Ground pin
Connect to ground.
相关PDF资料 |
PDF描述 |
|---|---|
| QL1P100-7PUN86I | FPGA, 640 CLBS, 100000 GATES, PBGA86 |
| QL1P100-7PUN86M | FPGA, 640 CLBS, 100000 GATES, PBGA86 |
| QL1P100-8PU86C | FPGA, 640 CLBS, 100000 GATES, PBGA86 |
| QL1P100-8PU86M | FPGA, 640 CLBS, 100000 GATES, PBGA86 |
| QL1P100-8PUN86C | FPGA, 640 CLBS, 100000 GATES, PBGA86 |
相关代理商/技术参数 |
参数描述 |
|---|---|
| QL-1RED | 制造商:Panduit Corp 功能描述: |
| QL-1WHT | 制造商:Panduit Corp 功能描述: |
| QL-1YEL | 制造商:Panduit Corp 功能描述:B-SI |
| QL2003 | 制造商:未知厂家 制造商全称:未知厂家 功能描述:3.3V and 5.0V pASIC-R 2 FPGA Combining Speed, Density, Low Cost and Flexibility |
| QL2003-0PF100C | 制造商:未知厂家 制造商全称:未知厂家 功能描述:Field Programmable Gate Array (FPGA) |
发布紧急采购，3分钟左右您将得到回复。