- 您现在的位置：买卖IC网 > PDF目录297425 > SPEAR-07-NC03 (STMICROELECTRONICS) 1 CHANNEL(S), 100M bps, LOCAL AREA NETWORK CONTROLLER, PBGA180 PDF资料下载
参数资料
| 型号： | SPEAR-07-NC03 |
| 厂商： | STMICROELECTRONICS |
| 元件分类： | 微控制器/微处理器 |
| 英文描述： | 1 CHANNEL(S), 100M bps, LOCAL AREA NETWORK CONTROLLER, PBGA180 |
| 封装： | LEAD FREE, 12 X 12 MM, 1.70 MM HEIGHT, LFBGA-180 |
| 文件页数： | 145/194页 |
| 文件大小： | 1987K |
| 代理商： | SPEAR-07-NC03 |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页第63页第64页第65页第66页第67页第68页第69页第70页第71页第72页第73页第74页第75页第76页第77页第78页第79页第80页第81页第82页第83页第84页第85页第86页第87页第88页第89页第90页第91页第92页第93页第94页第95页第96页第97页第98页第99页第100页第101页第102页第103页第104页第105页第106页第107页第108页第109页第110页第111页第112页第113页第114页第115页第116页第117页第118页第119页第120页第121页第122页第123页第124页第125页第126页第127页第128页第129页第130页第131页第132页第133页第134页第135页第136页第137页第138页第139页第140页第141页第142页第143页第144页当前第145页第146页第147页第148页第149页第150页第151页第152页第153页第154页第155页第156页第157页第158页第159页第160页第161页第162页第163页第164页第165页第166页第167页第168页第169页第170页第171页第172页第173页第174页第175页第176页第177页第178页第179页第180页第181页第182页第183页第184页第185页第186页第187页第188页第189页第190页第191页第192页第193页第194页
Obsolete
Product(s)
- Obsolete
Product(s)
Obsolete
Product(s)
- Obsolete
Product(s)
6 Blocks description
SPEAR-07-NC03
RA
: Receive All. When set, all incoming packets will be received, regardless of the destination
address. The address match checked according to Table 22, and is reported in Transmit Status.
BLE
: Endian mode. When BLE is set, the MAC operates in the big Endian mode. When BLE is
reset, the MAC operates in the little Endian mode. The Endian mode is only for the data buffers.
HBD
: Heart Beat Disable. When set, the heartbeat signal quality (SQE) generator function is
disabled. This bit should be set in the MII Mode.
PS
: Port Select. When reset, the MII port is selected and when set, the SRL (ENDEC) port is
selected for transmit/receive operations on the Ethernet side.
DRO
: DRO-Disable Receive Own. When DRO is set, the MAC110 disables the reception of
frames when the TXEN is asserted. The MAC110 will block the transmitted frame on the
receive path. When DSO is reset, the MAC110 receives all the packets that are given by the
PHY including those transmitted by the MAC100. This bit should be reset when the Full Duplex
Mode bit is set or the Operating Mode is not set to 'Normal Mode'.
OM
: OM-Loop-Back Operating Mode. This bit selects the Loop-Back operation modes for the
MAC110. This setting is only for Full Duplex Mode.
In the Internal Loop-Back mode, the TX frame is received by the MII, and turned around back to
the MAC110. In the External mode however, the TX frame is sent up to the PHY. The PHY will
then turn that TX frame back to be received by the MAC110.
Note:
that in the External mode the application has to set the PHY in Loop-Back mode by setting bit-
14 in the register space of the PHY. (IEEE802.3 sec.22.2.4.1)
FDM
: Full Duplex Mode. When Set, the MAC operates in a full-duplex mode where it can
transmit and receive simultaneously. While in full-duplex mode: heartbeat check is disabled,
heartbeat fail status should be ignored, and internal loop back is not allowed.
PAM
: Pass All Multicast. When set, indicates that all the incoming frames with a multicast
destination address (first bit in the destination address field is '1' are received. Incoming frames
with physical address destinations are filtered only if the address matches with the MAC
Address.
PRM
: Promiscuous Mode. When set, indicates that any incoming valid frame is received
regardless of its destination address.
IF
: IF-Inverse filtering. When IF is set, Address Check block operates in the inverse filtering
mode. This is valid only during perfect filtering mode.
PBF
: Pass Bad Frames. When set, all incoming frames that passed the address filtering are
received, including runt frames, collided frames, or truncated frames caused by Buffer
underflow.
HPFM
: Hash/Perfect Filtering Mode. When reset, the Address Check block does a perfect
address filter of incoming frames according the address specified in the MAC Address register.
When set, the Address Check block does imperfect address filtering of multicast incoming
frames according to the hash table specified in the multicast Hash Table Register. If the Hash
OM Type
2’b00
Normal. No feedback
2’b01
Internal. Through MII
2’b10
External. Through PHY
2’b11
Reserved.
相关PDF资料 |
PDF描述 |
|---|---|
| SPG-8650A60KHZ | CRYSTAL OSCILLATOR, CLOCK, 0.06 MHz, CMOS OUTPUT |
| SPL-45-GB-EBZ-CDA | FIBER OPTIC TRANSCEIVER, 1480-1500nm, 1250Mbps(Tx), 1250Mbps(Rx), SURFACE MOUNT, LC CONNECTOR |
| SPL2F85 | FIBER OPTIC LASER DIODE EMITTER, 840-860nm, PANEL MOUNT, TO-220, FC CONNECTOR |
| SPL2Y81-2S | 808 nm, LASER DIODE |
| SPLC-35-FE-BX-CDFA | FIBER OPTIC TRANSCEIVER, 1260-1360nm, 125Mbps(Tx), 125Mbps(Rx), SURFACE MOUNT, LC CONNECTOR |
相关代理商/技术参数 |
参数描述 |
|---|---|
| SPEAR-09-B042 | 制造商:STMICROELECTRONICS 制造商全称:STMicroelectronics 功能描述:SPEAr㈢ BASIC ARM 926EJ-S core, customizable logic, large IP portfolio SoC |
| SPEAR-09-H022 | 制造商:STMicroelectronics 功能描述: |
| SPEAR-09-H022_06 | 制造商:STMICROELECTRONICS 制造商全称:STMicroelectronics 功能描述:SPEAr Head200 ARM 926, 200K customizable eASIC gates, large IP portfolio SoC |
| SPEAR-09-H042 | 制造商:STMICROELECTRONICS 制造商全称:STMicroelectronics 功能描述:SPEAr⑩ Head200, ARM 926, 200 K customizable eASIC⑩ gates, large IP portfolio SoC |
| SPEAR-09-H122 | 制造商:STMICROELECTRONICS 制造商全称:STMicroelectronics 功能描述:SPEAr⑩ Head600 |
发布紧急采购，3分钟左右您将得到回复。