- 您现在的位置：买卖IC网 > PDF目录199412 > TMS320C542PGE-40 (TEXAS INSTRUMENTS INC) 16-BIT, 100 MHz, OTHER DSP, PQFP144 PDF资料下载
参数资料
| 型号： | TMS320C542PGE-40 |
| 厂商： | TEXAS INSTRUMENTS INC |
| 元件分类： | 数字信号处理 |
| 英文描述： | 16-BIT, 100 MHz, OTHER DSP, PQFP144 |
| 封装： | PLASTIC, QFP-144 |
| 文件页数： | 23/111页 |
| 文件大小： | 1467K |
| 代理商： | TMS320C542PGE-40 |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页当前第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页第63页第64页第65页第66页第67页第68页第69页第70页第71页第72页第73页第74页第75页第76页第77页第78页第79页第80页第81页第82页第83页第84页第85页第86页第87页第88页第89页第90页第91页第92页第93页第94页第95页第96页第97页第98页第99页第100页第101页第102页第103页第104页第105页第106页第107页第108页第109页第110页第111页
TMS320C54x, TMS320LC54x, TMS320VC54x
FIXED-POINT DIGITAL SIGNAL PROCESSORS
SPRS039C – FEBRUARY 1996 – REVISED DECEMBER 1999
19
POST OFFICE BOX 1443
HOUSTON, TEXAS 77251–1443
compare, select and store unit (CSSU)
The compare, select and store unit (CSSU) performs maximum comparisons between the accumulator’s high
and low word, allows the test / control (TC) flag bit of status register 0 (ST0) and the transition (TRN) register
to keep their transition histories, and selects the larger word in the accumulator to be stored in data memory.
The CSSU also accelerates Viterbi-type butterfly computation with optimized on-chip hardware.
program control
Program control is provided by several hardware and software mechanisms:
D The program controller decodes instructions, manages the pipeline, stores the status of operations, and
decodes conditional operations. Some of the hardware elements included in the program controller are the
program counter, the status and control register, the stack, and the address-generation logic.
D Some of the software mechanisms used for program control include branches, calls, conditional
instructions, a repeat instruction, reset, and interrupts.
power-down modes
There are three power-down modes, activated by the IDLE1, IDLE2, and IDLE3 instructions. In these modes,
the ’54x devices enter a dormant state and dissipate considerably less power than in normal operation. The
IDLE1 instruction is used to shut down the CPU. The IDLE2 instruction is used to shut down the CPU and on-chip
peripherals. The IDLE3 instruction is used to shut down the ’54x processor completely. This instruction stops
the PLL circuitry as well as the CPU and peripherals.
bus structure
The ’54x device architecture is built around eight major 16-bit buses:
D One program-read bus (PB), which carries the instruction code and immediate operands from program
memory
D Two data-read buses (CB, DB) and one data-write bus (EB), which interconnect to various elements, such
as the CPU, data-address generation logic, program-address generation logic, on-chip peripherals, and
data memory
–
The CB and DB carry the operands read from data memory.
–
The EB carries the data to be written to memory.
D Four address buses (PAB, CAB, DAB, and EAB), which carry the addresses needed for instruction
execution
The ’54x devices have the capability to generate up to two data-memory addresses per cycle, which are stored
into two auxiliary register arithmetic units (ARAU0 and ARAU1).
The PB can carry data operands stored in program space (for instance, a coefficient table) to the multiplier for
multiply / accumulate operations or to a destination in data space for the data move instruction. This capability
allows implementation of single-cycle three-operand instructions such as FIRS.
The ’54x devices also have an on-chip bidirectional bus for accessing on-chip peripherals; this bus is connected
to DB and EB through the bus exchanger in the CPU interface. Accesses using this bus can require more than
two cycles for reads and writes depending on the peripheral’s structure.
The ’54x devices can have bus keepers connected to the data bus. Bus keepers ensure that the data bus does
not float. When bus keepers are enabled, the data bus maintains its previous level. Setting bit 1 of the bank
switching control register (BSCR) enables bus keepers and clearing bit 1 disables the bus keepers. A reset
automatically disables the bus keepers.
相关PDF资料 |
PDF描述 |
|---|---|
| TMS320C6415TBZLZ8 | 64-BIT, 75.18 MHz, OTHER DSP, PBGA532 |
| TMS320C6713PYP150 | 32-BIT, 149.25 MHz, OTHER DSP, PQFP208 |
| TMS470R1VF346BPZQ | 32-BIT, FLASH, 48 MHz, RISC MICROCONTROLLER, PQFP100 |
| TMX320C6203CGNZ | 32-BIT, 300 MHz, OTHER DSP, PBGA352 |
| TMX320LF2403APGS | DSP CONTROLLERS |
相关代理商/技术参数 |
参数描述 |
|---|---|
| TMS320C54CST | 制造商:TI 制造商全称:Texas Instruments 功能描述:Client Side Telephony DSP |
| TMS320C54CSTGGU | 功能描述:数字信号处理器和控制器 - DSP, DSC DSP for Client-Side Telephony RoHS:否 制造商:Microchip Technology 核心:dsPIC 数据总线宽度:16 bit 程序存储器大小:16 KB 数据 RAM 大小:2 KB 最大时钟频率:40 MHz 可编程输入/输出端数量:35 定时器数量:3 设备每秒兆指令数:50 MIPs 工作电源电压:3.3 V 最大工作温度:+ 85 C 封装 / 箱体:TQFP-44 安装风格:SMD/SMT |
| TMS320C54CSTPGE | 功能描述:数字信号处理器和控制器 - DSP, DSC DSP for Client-Side Telephony RoHS:否 制造商:Microchip Technology 核心:dsPIC 数据总线宽度:16 bit 程序存储器大小:16 KB 数据 RAM 大小:2 KB 最大时钟频率:40 MHz 可编程输入/输出端数量:35 定时器数量:3 设备每秒兆指令数:50 MIPs 工作电源电压:3.3 V 最大工作温度:+ 85 C 封装 / 箱体:TQFP-44 安装风格:SMD/SMT |
| TMS320C54CSTZGU | 功能描述:数字信号处理器和控制器 - DSP, DSC DSP for Client-Side Telephony RoHS:否 制造商:Microchip Technology 核心:dsPIC 数据总线宽度:16 bit 程序存储器大小:16 KB 数据 RAM 大小:2 KB 最大时钟频率:40 MHz 可编程输入/输出端数量:35 定时器数量:3 设备每秒兆指令数:50 MIPs 工作电源电压:3.3 V 最大工作温度:+ 85 C 封装 / 箱体:TQFP-44 安装风格:SMD/SMT |
| TMS320C54V90 | 制造商:TI 制造商全称:Texas Instruments 功能描述:EMBEDDED V.90 MODEM DSP |
发布紧急采购，3分钟左右您将得到回复。