参数资料
型号: TMS320C542PGE-40
厂商: TEXAS INSTRUMENTS INC
元件分类: 数字信号处理
英文描述: 16-BIT, 100 MHz, OTHER DSP, PQFP144
封装: PLASTIC, QFP-144
文件页数: 38/111页
文件大小: 1467K
代理商: TMS320C542PGE-40
TMS320C54x, TMS320LC54x, TMS320VC54x
FIXED-POINT DIGITAL SIGNAL PROCESSORS
SPRS039C – FEBRUARY 1996 – REVISED DECEMBER 1999
32
POST OFFICE BOX 1443
HOUSTON, TEXAS 77251–1443
hardware-programmable PLL (continued)
Table 4. Clock Mode Configurations
MODE-SELECT PINS
CLOCK MODE
CLKMD1
CLKMD2
CLKMD3
OPTION 1
OPTION 2
0
PLL
× 3 with external source
PLL
× 5 with external source
1
0
PLL
× 2 with external source
PLL
× 4 with external source
1
0
PLL
× 3, internal oscillator enabled
PLL
× 5, internal oscillator enabled
0
1
0
PLL
× 1.5 with external source
PLL
× 4.5 with external source
0
1
Divide-by-two with external source
0
1
Stop mode
1
0
1
PLL
× 1 with external source
PLL
× 1 with external source
1
Divide-by-two, internal oscillator enabled
Option: Option 1 or option 2 is selected when ordering the device.
Stop mode: The function of the stop mode is equivalent to that of the power-down mode of IDLE3; however, the IDLE3 instruction is recommended
rather than stop mode to realize full power saving, since IDLE3 stops clocks synchronously and can be exited with an interrupt.
software-programmable PLL (’545A, ’546A, ’548, and ’549)
The software-programmable PLL features a high level of flexibility, and includes a clock scaler that provides
various clock multiplier ratios, capability to directly enable and disable the PLL, and a PLL lock timer that can
be used to delay switching to PLL clocking mode of the device until lock is achieved.
Devices that have a built-in software-programmable PLL can be configured in one of two clock modes:
D PLL mode. The input clock (X2/CLKIN) is multiplied by 1 of 31 possible ratios. These ratios are achieved
using the PLL circuitry.
D DIV (divider) mode. The input clock is divided by 2 or 4. Note that when DIV mode is used, the PLL can be
completely disabled in order to minimize power dissipation.
The software-programmable PLL is controlled using the 16-bit memory-mapped (address 0058h) clock mode
register (CLKMD). The CLKMD register is used to define the clock configuration of the PLL clock module. The
CLKMD register fields are shown in Figure 7 and described below. Note that upon reset, the CLKMD register
is initialized with a predetermined value dependent only upon the state of the CLKMD1 – CLKMD3 pins (see
Table 6).
Bit #
15–12
11
10–3
2
1
0
PLLMUL
PLLDIV
PLLCOUNT
PLLON/OFF
PLLNDIV
PLLSTATUS
R/W
R
R = read, W = write
When in DIV mode (PLLSTATUS is low), PLLMUL, PLLDIV, PLLCOUNT, and PLLON/OFF are don’t cares, and their contents are
indeterminate.
Figure 7. Clock Mode Control Register (CLKMD)
相关PDF资料
PDF描述
TMS320C6415TBZLZ8 64-BIT, 75.18 MHz, OTHER DSP, PBGA532
TMS320C6713PYP150 32-BIT, 149.25 MHz, OTHER DSP, PQFP208
TMS470R1VF346BPZQ 32-BIT, FLASH, 48 MHz, RISC MICROCONTROLLER, PQFP100
TMX320C6203CGNZ 32-BIT, 300 MHz, OTHER DSP, PBGA352
TMX320LF2403APGS DSP CONTROLLERS
相关代理商/技术参数
参数描述
TMS320C54CST 制造商:TI 制造商全称:Texas Instruments 功能描述:Client Side Telephony DSP
TMS320C54CSTGGU 功能描述:数字信号处理器和控制器 - DSP, DSC DSP for Client-Side Telephony RoHS:否 制造商:Microchip Technology 核心:dsPIC 数据总线宽度:16 bit 程序存储器大小:16 KB 数据 RAM 大小:2 KB 最大时钟频率:40 MHz 可编程输入/输出端数量:35 定时器数量:3 设备每秒兆指令数:50 MIPs 工作电源电压:3.3 V 最大工作温度:+ 85 C 封装 / 箱体:TQFP-44 安装风格:SMD/SMT
TMS320C54CSTPGE 功能描述:数字信号处理器和控制器 - DSP, DSC DSP for Client-Side Telephony RoHS:否 制造商:Microchip Technology 核心:dsPIC 数据总线宽度:16 bit 程序存储器大小:16 KB 数据 RAM 大小:2 KB 最大时钟频率:40 MHz 可编程输入/输出端数量:35 定时器数量:3 设备每秒兆指令数:50 MIPs 工作电源电压:3.3 V 最大工作温度:+ 85 C 封装 / 箱体:TQFP-44 安装风格:SMD/SMT
TMS320C54CSTZGU 功能描述:数字信号处理器和控制器 - DSP, DSC DSP for Client-Side Telephony RoHS:否 制造商:Microchip Technology 核心:dsPIC 数据总线宽度:16 bit 程序存储器大小:16 KB 数据 RAM 大小:2 KB 最大时钟频率:40 MHz 可编程输入/输出端数量:35 定时器数量:3 设备每秒兆指令数:50 MIPs 工作电源电压:3.3 V 最大工作温度:+ 85 C 封装 / 箱体:TQFP-44 安装风格:SMD/SMT
TMS320C54V90 制造商:TI 制造商全称:Texas Instruments 功能描述:EMBEDDED V.90 MODEM DSP