参数资料
型号: TMS320C542PGE-40
厂商: TEXAS INSTRUMENTS INC
元件分类: 数字信号处理
英文描述: 16-BIT, 100 MHz, OTHER DSP, PQFP144
封装: PLASTIC, QFP-144
文件页数: 39/111页
文件大小: 1467K
代理商: TMS320C542PGE-40
TMS320C54x, TMS320LC54x, TMS320VC54x
FIXED-POINT DIGITAL SIGNAL PROCESSORS
SPRS039C – FEBRUARY 1996 – REVISED DECEMBER 1999
33
POST OFFICE BOX 1443
HOUSTON, TEXAS 77251–1443
software-programmable PLL (’545A, ’546A, ’548, and ’549) (continued)
Bits 15 –12
PLLMUL. PLL multiplier. Defines the frequency multiplier in conjunction with PLLDIV and
PLLNDIV, as shown in Table 5.
Bit 11
PLLDIV. PLL divider. Defines the frequency multiplier in conjunction with PLLMUL and PLLNDIV,
as shown in Table 5.
0 = an integer multiply factor is used.
1 = a non-integer multiply factor is used.
Bits 10 –3
PLLCOUNT. PLL counter value. Specifies the number of input clock cycles (in increments of
16 cycles) for the PLL lock timer to count before the PLL begins clocking the processor after the
PLL is started. The PLL counter is a down-counter, which is driven by the input clock divided
by 16; therefore, for every 16 input clocks, the PLL counter decrements by one.
The PLL counter can be used to ensure that the processor is not clocked until the PLL is locked,
so that only valid clock signals are sent to the device.
Bit 2
PLLON/OFF. PLL on/off. Enables or disables the PLL part of the clock generator in conjunction
with the PLLNDIV bit. Note that PLLON/OFF and PLLNDIV can both force the PLL to run; when
PLLON/OFF is high, the PLL runs independently of the state of PLLNDIV.
PLLON/OFF
PLLNDIV
PLL STATE
0
Off
1
0
On
0
1
On
1
On
Bit 1
PLLNDIV. PLL clock generator select. Determines whether the clock generator works in PLL
mode or in divider (DIV) mode, thereby defining the frequency multiplier in conjunction with
PLLMUL and PLLDIV.
0 = Divider mode is used
1 = PLL mode is used
Bit 0
PLLSTATUS. PLL status. Indicates the mode in which the clock generator is operating.
0 = DIV mode
1 = PLL mode
Table 5. PLL Multiplier Ratio as a Function of PLLNDIV, PLLDIV, and PLLMUL
PLLNDIV
PLLDIV
PLLMUL
MULTIPLIER
0
x
0–14
0.5
0
x
15
0.25
1
0
0–14
PLLMUL + 1
1
0
15
Reserved
1
0 or even
(PLLMUL + 1)
B 2
1
odd
PLLMUL
B 4
CLKOUT = CLKIN x multiplier
相关PDF资料
PDF描述
TMS320C6415TBZLZ8 64-BIT, 75.18 MHz, OTHER DSP, PBGA532
TMS320C6713PYP150 32-BIT, 149.25 MHz, OTHER DSP, PQFP208
TMS470R1VF346BPZQ 32-BIT, FLASH, 48 MHz, RISC MICROCONTROLLER, PQFP100
TMX320C6203CGNZ 32-BIT, 300 MHz, OTHER DSP, PBGA352
TMX320LF2403APGS DSP CONTROLLERS
相关代理商/技术参数
参数描述
TMS320C54CST 制造商:TI 制造商全称:Texas Instruments 功能描述:Client Side Telephony DSP
TMS320C54CSTGGU 功能描述:数字信号处理器和控制器 - DSP, DSC DSP for Client-Side Telephony RoHS:否 制造商:Microchip Technology 核心:dsPIC 数据总线宽度:16 bit 程序存储器大小:16 KB 数据 RAM 大小:2 KB 最大时钟频率:40 MHz 可编程输入/输出端数量:35 定时器数量:3 设备每秒兆指令数:50 MIPs 工作电源电压:3.3 V 最大工作温度:+ 85 C 封装 / 箱体:TQFP-44 安装风格:SMD/SMT
TMS320C54CSTPGE 功能描述:数字信号处理器和控制器 - DSP, DSC DSP for Client-Side Telephony RoHS:否 制造商:Microchip Technology 核心:dsPIC 数据总线宽度:16 bit 程序存储器大小:16 KB 数据 RAM 大小:2 KB 最大时钟频率:40 MHz 可编程输入/输出端数量:35 定时器数量:3 设备每秒兆指令数:50 MIPs 工作电源电压:3.3 V 最大工作温度:+ 85 C 封装 / 箱体:TQFP-44 安装风格:SMD/SMT
TMS320C54CSTZGU 功能描述:数字信号处理器和控制器 - DSP, DSC DSP for Client-Side Telephony RoHS:否 制造商:Microchip Technology 核心:dsPIC 数据总线宽度:16 bit 程序存储器大小:16 KB 数据 RAM 大小:2 KB 最大时钟频率:40 MHz 可编程输入/输出端数量:35 定时器数量:3 设备每秒兆指令数:50 MIPs 工作电源电压:3.3 V 最大工作温度:+ 85 C 封装 / 箱体:TQFP-44 安装风格:SMD/SMT
TMS320C54V90 制造商:TI 制造商全称:Texas Instruments 功能描述:EMBEDDED V.90 MODEM DSP