- 您现在的位置：买卖IC网 > PDF目录199412 > TMS320C542PGE-40 (TEXAS INSTRUMENTS INC) 16-BIT, 100 MHz, OTHER DSP, PQFP144 PDF资料下载
参数资料
| 型号： | TMS320C542PGE-40 |
| 厂商： | TEXAS INSTRUMENTS INC |
| 元件分类： | 数字信号处理 |
| 英文描述： | 16-BIT, 100 MHz, OTHER DSP, PQFP144 |
| 封装： | PLASTIC, QFP-144 |
| 文件页数： | 31/111页 |
| 文件大小： | 1467K |
| 代理商： | TMS320C542PGE-40 |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页当前第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页第63页第64页第65页第66页第67页第68页第69页第70页第71页第72页第73页第74页第75页第76页第77页第78页第79页第80页第81页第82页第83页第84页第85页第86页第87页第88页第89页第90页第91页第92页第93页第94页第95页第96页第97页第98页第99页第100页第101页第102页第103页第104页第105页第106页第107页第108页第109页第110页第111页
TMS320C54x, TMS320LC54x, TMS320VC54x
FIXED-POINT DIGITAL SIGNAL PROCESSORS
SPRS039C – FEBRUARY 1996 – REVISED DECEMBER 1999
26
POST OFFICE BOX 1443
HOUSTON, TEXAS 77251–1443
program memory
The external program memory space on the ’54x devices addresses up to 64K 16-bit words. Software can
configure their memory cells to reside inside or outside of the program address map. When the cells are mapped
into program space, the device automatically accesses them when their addresses are within bounds. When
the program-address generation (PAGEN) logic generates an address outside its bounds, the device
automatically generates an external access. The advantages of operating from on-chip memory are as follows:
D Higher performance because no wait states are required
D Lower cost than external memory
D Lower power than external memory
The advantage of operating from off-chip memory is the ability to access a larger address space.
program memory address map
The reset, interrupt, and trap vectors are addressed in program space. These vectors are soft — meaning that
the processor, when taking the trap, loads the program counter (PC) with the trap address and executes the
code at the vector location. Four words are reserved at each vector location to accommodate a delayed branch
instruction, and either two 1-word instructions or one 2-word instruction, which allows branching to the
appropriate interrupt service routine without the overhead.
At device reset, the reset, interrupt, and trap vectors are mapped to address FF80h in program space. However,
these vectors can be remapped to the beginning of any 128-word page in program space after device reset.
This is done by loading the interrupt vector pointer (IPTR) bits in the PMST register with the appropriate
128-word page boundary address. After loading IPTR, any user interrupt or trap vector is mapped to the new
128-word page. For example:
STM
#05800h,PMST
;Remapped vectors to start at 5800h.
This example moves the interrupt vectors to program space at address 05800h. Any subsequent interrupt
(except for a device reset) fetches its interrupt vector from that new location. For example, if, after loading the
IPTR, an INT2 occurs, the interrupt service routine vector is fetched from location 5848h in program space as
opposed to location FFC8h. This feature facilitates moving the desired vectors out of the boot ROM and then
removing the ROM from the memory map. Once the system code is booted into the system from the boot-loader
code resident in ROM, the application reloads the IPTR with a value pointing to the new vectors. In the previous
example, the STM instruction is used to modify the PMST. Note that the STM instruction modifies not only the
IPTR but other status / control bits in the PMST register.
NOTE: The hardware reset (RS) vector cannot be remapped, because the hardware reset loads the IPTR with
1s. Therefore, the reset vector is always fetched at location FF80h in program space. In addition, for the ’54x,
128 words are reserved in the on-chip ROM for device-testing purposes. Application code written to be
implemented in on-chip ROM must reserve these 128 words at addresses FF00h–FF7Fh in program space.
extended program memory (’548 and ’549 only)
The ’548 and ’549 devices use a paged extended memory scheme in program space to allow access of up to
8M of program memory. This extended program memory is organized into 128 pages (0–127), each 64K in
length. To implement the extended program memory scheme, the ’548 and ’549 device includes the following
additional features:
D Seven additional address lines (for a total of 23)
D An extra memory-mapped register [program counter extension register (XPC)]
相关PDF资料 |
PDF描述 |
|---|---|
| TMS320C6415TBZLZ8 | 64-BIT, 75.18 MHz, OTHER DSP, PBGA532 |
| TMS320C6713PYP150 | 32-BIT, 149.25 MHz, OTHER DSP, PQFP208 |
| TMS470R1VF346BPZQ | 32-BIT, FLASH, 48 MHz, RISC MICROCONTROLLER, PQFP100 |
| TMX320C6203CGNZ | 32-BIT, 300 MHz, OTHER DSP, PBGA352 |
| TMX320LF2403APGS | DSP CONTROLLERS |
相关代理商/技术参数 |
参数描述 |
|---|---|
| TMS320C54CST | 制造商:TI 制造商全称:Texas Instruments 功能描述:Client Side Telephony DSP |
| TMS320C54CSTGGU | 功能描述:数字信号处理器和控制器 - DSP, DSC DSP for Client-Side Telephony RoHS:否 制造商:Microchip Technology 核心:dsPIC 数据总线宽度:16 bit 程序存储器大小:16 KB 数据 RAM 大小:2 KB 最大时钟频率:40 MHz 可编程输入/输出端数量:35 定时器数量:3 设备每秒兆指令数:50 MIPs 工作电源电压:3.3 V 最大工作温度:+ 85 C 封装 / 箱体:TQFP-44 安装风格:SMD/SMT |
| TMS320C54CSTPGE | 功能描述:数字信号处理器和控制器 - DSP, DSC DSP for Client-Side Telephony RoHS:否 制造商:Microchip Technology 核心:dsPIC 数据总线宽度:16 bit 程序存储器大小:16 KB 数据 RAM 大小:2 KB 最大时钟频率:40 MHz 可编程输入/输出端数量:35 定时器数量:3 设备每秒兆指令数:50 MIPs 工作电源电压:3.3 V 最大工作温度:+ 85 C 封装 / 箱体:TQFP-44 安装风格:SMD/SMT |
| TMS320C54CSTZGU | 功能描述:数字信号处理器和控制器 - DSP, DSC DSP for Client-Side Telephony RoHS:否 制造商:Microchip Technology 核心:dsPIC 数据总线宽度:16 bit 程序存储器大小:16 KB 数据 RAM 大小:2 KB 最大时钟频率:40 MHz 可编程输入/输出端数量:35 定时器数量:3 设备每秒兆指令数:50 MIPs 工作电源电压:3.3 V 最大工作温度:+ 85 C 封装 / 箱体:TQFP-44 安装风格:SMD/SMT |
| TMS320C54V90 | 制造商:TI 制造商全称:Texas Instruments 功能描述:EMBEDDED V.90 MODEM DSP |
发布紧急采购，3分钟左右您将得到回复。