- 您现在的位置：买卖IC网 > PDF目录199494 > TSPC106AVGS66CG (E2V TECHNOLOGIES PLC) PCI BUS CONTROLLER, CBGA303 PDF资料下载
参数资料
| 型号： | TSPC106AVGS66CG |
| 厂商： | E2V TECHNOLOGIES PLC |
| 元件分类： | 总线控制器 |
| 英文描述： | PCI BUS CONTROLLER, CBGA303 |
| 封装： | 21 X 25 MM, 3.84 MM HEIGHT, 1.27 MM PITCH, CICGA-303 |
| 文件页数： | 18/41页 |
| 文件大小： | 581K |
| 代理商： | TSPC106AVGS66CG |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页当前第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页
25
TSPC106A
2102C–HIREL–01/05
Dynamic Characteristics
This section provides the AC electrical characteristics for the TSPC106. After fabrica-
tion, parts are sorted by maximum 60x processor bus frequency as shown in Table 16
and tested for conformance to the AC specifications for that frequency. These specifica-
tions are for operation between 16.67 and 33.33 MHz PCI bus (SYSCLK) frequencies.
The 60x processor bus frequency is determined by the PCI bus (SYSCLK) frequency
and the settings of the PLL[0:3] signals. All timings are specified relative to the rising
edge of SYSCLK.
Clock AC Specifications
Notes:
1. The SYSCLK frequency and PLL[0:3] settings must be chosen so that the resulting SYSCLK (bus) frequency, CPU (core)
frequency and PLL (VCO) frequency do not exceed their respective maximum or minimum operating frequencies. Refer to
the PLL[0:3] signal description in “System Design Information” on page 33 for valid PLL[0:3] settings.
2. Rise and fall times for the SYSCLK input are measured from 0.4V to 2.4V.
3. Timing is guaranteed by design and characterization and is not tested.
4. The total input jitter (short-term and long-term combined) must be under ±200 ps.
5. PLL-relock time is the maximum time required for PLL lock after a stable VDD, AVDD, and SYSCLK are reached during the
power-on reset sequence. This specification also applies when the PLL has been disabled and subsequently reenabled dur-
ing the sleep and suspend power-saving modes. Also note that HRST must be held asserted for a minimum of 255 bus
clocks after the PLL-relock time (100 ms) during the power-on reset sequence.
Figure 7. SYSCLK Input Timing Diagram
Note:
VM = Midpoint Voltage (1.4V)
Table 16. Clock AC Timing Specifications (V
DD = 3.3V ± 5% dc, GND = 0V dc, -55°C ≤ Tj ≤ 125°C)
Ref
Characteristic
SYSCLK/Core 33/66 MHz
SYSCLK/Core 33/83.3 MHz
Unit
Min
Max
Min
Max
60x processor bus (core) frequency(1)
16.67
66
16.67
83.3
MHz
VCO frequency(1)
150
400
150
400
MHz
SYSCLK frequency(1)
16.67
33.33
16.67
33.33
MHz
1
SYSCLK cycle time
30.0
60.0
30.0
60.0
ns
2, 3
SYSCLK rise and fall time(2)
2.0
ns
4
SYSCLK duty cycle measured at 1.4V(3)
40
60
40
60
%
SYSCLK jitter(4)
±200
ps
106 internal PLL relock time(3, 5)
100
s
SYSCLK
VM
CVIL
CVIH
1
2
3
4
相关PDF资料 |
PDF描述 |
|---|---|
| TSPC106AMGSU66CG | PCI BUS CONTROLLER, CBGA303 |
| TSPC603RMAB/Q6LC | 32-BIT, 166 MHz, RISC PROCESSOR, CQFP240 |
| TSPC860MHVGB/Q40B | 32-BIT, 40 MHz, MICROPROCESSOR, CBGA357 |
| TSPC860MHMZPB/Q40B | 32-BIT, 40 MHz, MICROPROCESSOR, PBGA357 |
| TS(X)PC860MHMZPU40B | 32-BIT, 40 MHz, MICROPROCESSOR, PBGA357 |
相关代理商/技术参数 |
参数描述 |
|---|---|
| TSPC106AVGS83CE | 制造商:未知厂家 制造商全称:未知厂家 功能描述:MEMORY CONTROLLER |
| TSPC106AVGS83CG | 制造商:未知厂家 制造商全称:未知厂家 功能描述:MEMORY CONTROLLER |
| TSPC106AVGSU/T66CE | 制造商:未知厂家 制造商全称:未知厂家 功能描述:MEMORY CONTROLLER |
| TSPC106AVGSU/T66CG | 制造商:未知厂家 制造商全称:未知厂家 功能描述:MEMORY CONTROLLER |
| TSPC106AVGSU/T83CE | 制造商:未知厂家 制造商全称:未知厂家 功能描述:MEMORY CONTROLLER |
发布紧急采购，3分钟左右您将得到回复。