- 您现在的位置：买卖IC网 > PDF目录199494 > TSPC106AVGS66CG (E2V TECHNOLOGIES PLC) PCI BUS CONTROLLER, CBGA303 PDF资料下载
参数资料
| 型号： | TSPC106AVGS66CG |
| 厂商： | E2V TECHNOLOGIES PLC |
| 元件分类： | 总线控制器 |
| 英文描述： | PCI BUS CONTROLLER, CBGA303 |
| 封装： | 21 X 25 MM, 3.84 MM HEIGHT, 1.27 MM PITCH, CICGA-303 |
| 文件页数： | 25/41页 |
| 文件大小： | 581K |
| 代理商： | TSPC106AVGS66CG |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页当前第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页
31
TSPC106A
2102C–HIREL–01/05
Figure 14. Test Access Port Timing Diagram
Architectural
Overview
60x Processor Interface
The TSPC106 supports a programmable interface to a variety of PowerPC microproces-
sors operating at select bus speeds.The address bus is 32 bits wide and the data bus is
64 bits wide. The 60x processor interface of the TSPC106 uses a subset of the 60x bus
protocol, supporting single-beat and burst data transfers. The address and data buses
are decoupled to support pipelined transactions.
Two signals on the TSPC106, local bus slave claim (LBCLAIM) and data bus grant local
bus slave (DBGLB), are provided for an optional local bus slave. However, the local bus
slave must be capable of generating the transfer acknowledge (TA) signal to interact
with the 60x processor(s).
Depending on the system implementation, the processor bus may operate at the PCI
bus clock rate or at two or three times the PCI bus clock rate. The 60x processor bus is
synchronous with all timing relative to the rising edge of the 60x bus clock.
Secondary (L2)
Cache/Multiple
Processor Interface
The 106 provides support for the following configurations of 60x processors and L2
cache:
Up to four 60x processors with no L2 cache
A single 60x processor plus a direct-mapped, lookaside, L2 cache using the internal
L2 cache controller of the TSPC106
Up to four 60x processors plus an externally-controlled L2 cache
The internal L2 cache controller generates the arbitration and support signals necessary
to maintain a write-through or write-back L2 cache. The internal L2 cache controller sup-
ports either asynchronous SRAMs, pipelined burst SRAMs or synchronous burst
SRAMs, using byte parity for data error detection.
TCK
12
13
Input Data Valid
Output Data Valid
10
11
TDI, TMS
TDO
相关PDF资料 |
PDF描述 |
|---|---|
| TSPC106AMGSU66CG | PCI BUS CONTROLLER, CBGA303 |
| TSPC603RMAB/Q6LC | 32-BIT, 166 MHz, RISC PROCESSOR, CQFP240 |
| TSPC860MHVGB/Q40B | 32-BIT, 40 MHz, MICROPROCESSOR, CBGA357 |
| TSPC860MHMZPB/Q40B | 32-BIT, 40 MHz, MICROPROCESSOR, PBGA357 |
| TS(X)PC860MHMZPU40B | 32-BIT, 40 MHz, MICROPROCESSOR, PBGA357 |
相关代理商/技术参数 |
参数描述 |
|---|---|
| TSPC106AVGS83CE | 制造商:未知厂家 制造商全称:未知厂家 功能描述:MEMORY CONTROLLER |
| TSPC106AVGS83CG | 制造商:未知厂家 制造商全称:未知厂家 功能描述:MEMORY CONTROLLER |
| TSPC106AVGSU/T66CE | 制造商:未知厂家 制造商全称:未知厂家 功能描述:MEMORY CONTROLLER |
| TSPC106AVGSU/T66CG | 制造商:未知厂家 制造商全称:未知厂家 功能描述:MEMORY CONTROLLER |
| TSPC106AVGSU/T83CE | 制造商:未知厂家 制造商全称:未知厂家 功能描述:MEMORY CONTROLLER |
发布紧急采购，3分钟左右您将得到回复。