- 您现在的位置：买卖IC网 > PDF目录199494 > TSPC106AVGS66CG (E2V TECHNOLOGIES PLC) PCI BUS CONTROLLER, CBGA303 PDF资料下载
参数资料
| 型号： | TSPC106AVGS66CG |
| 厂商： | E2V TECHNOLOGIES PLC |
| 元件分类： | 总线控制器 |
| 英文描述： | PCI BUS CONTROLLER, CBGA303 |
| 封装： | 21 X 25 MM, 3.84 MM HEIGHT, 1.27 MM PITCH, CICGA-303 |
| 文件页数： | 27/41页 |
| 文件大小： | 581K |
| 代理商： | TSPC106AVGS66CG |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页当前第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页
33
TSPC106A
2102C–HIREL–01/05
PCI Interface
The TSPC106’s PCI interface is compliant with the PCI Local Bus Specification, Revi-
sion 2.1, and follows the guidelines in the PCI System Design Guide, Revision 1.0 for
host bridge architecture. The PCI interface connects the processor and memory buses
to the PCI bus, to which I/O components are connected. The PCI bus uses a 32-bit mul-
tiplexed address/data plus various control and error signals.
The PCI interface of the TSPC106 functions as both a master and target device. As a
master, the TSPC106 supports read and write operations to the PCI memory space, the
PCI I/O space, and the PCI configuration space. The TSPC106 also supports PCI spe-
cial-cycle and interrupt-acknowledge commands. As a target, the TSPC106 supports
read and write operations to system memory. Mode selectable big-endian to little-endian
conversion is supplied at the PCI interface.
Internal buffers are provided for I/O operation between the PCI bus and the 60x proces-
sor or memory. Processor read and write operations each have a 32-byte buffer and
memory operation has one 32-byte read buffer and two 32-byte write buffers.
System Design
Information
This section provides electrical and thermal design recommendations for successful
application of the TSPC106.
PLL Configuration
The TSPC106 requires a single system clock input, SYSCLK. The SYSCLK frequency
dictates the frequency of operation for the PCI bus. An internal PLL on the TSPC106
generates a master clock that is used for all of the internal (core) logic. The master clock
provides the core frequency reference and is phase-locked to the SYSCLK input. The
60x processor, L2 cache and memory interfaces operate at the core frequency. In the
5:2 clock mode (Rev. 4.0 only), the TSPC106 needs to sample the 60x bus clock (on the
LBCLAIM configuration input) to resolve clock phasing with the PCI bus clock
(SYSCLK).
The PLL is configured by the PLL[0:3] signals. For a given SYSCLK (PCI bus) fre-
quency, the clock mode configuration signals (PLL[0:3]) set the core frequency (and the
frequency of the VCO controlling the PLL lock). The supported core and VCO frequen-
cies and the corresponding PLL[0:3] settings are provided in Table 19.
相关PDF资料 |
PDF描述 |
|---|---|
| TSPC106AMGSU66CG | PCI BUS CONTROLLER, CBGA303 |
| TSPC603RMAB/Q6LC | 32-BIT, 166 MHz, RISC PROCESSOR, CQFP240 |
| TSPC860MHVGB/Q40B | 32-BIT, 40 MHz, MICROPROCESSOR, CBGA357 |
| TSPC860MHMZPB/Q40B | 32-BIT, 40 MHz, MICROPROCESSOR, PBGA357 |
| TS(X)PC860MHMZPU40B | 32-BIT, 40 MHz, MICROPROCESSOR, PBGA357 |
相关代理商/技术参数 |
参数描述 |
|---|---|
| TSPC106AVGS83CE | 制造商:未知厂家 制造商全称:未知厂家 功能描述:MEMORY CONTROLLER |
| TSPC106AVGS83CG | 制造商:未知厂家 制造商全称:未知厂家 功能描述:MEMORY CONTROLLER |
| TSPC106AVGSU/T66CE | 制造商:未知厂家 制造商全称:未知厂家 功能描述:MEMORY CONTROLLER |
| TSPC106AVGSU/T66CG | 制造商:未知厂家 制造商全称:未知厂家 功能描述:MEMORY CONTROLLER |
| TSPC106AVGSU/T83CE | 制造商:未知厂家 制造商全称:未知厂家 功能描述:MEMORY CONTROLLER |
发布紧急采购，3分钟左右您将得到回复。