- 您现在的位置：买卖IC网 > PDF目录297644 > UPD70F3261YGF-JBT-A 32-BIT, FLASH, 32 MHz, MICROCONTROLLER, PQFP100 PDF资料下载
参数资料
| 型号： | UPD70F3261YGF-JBT-A |
| 元件分类： | 微控制器/微处理器 |
| 英文描述： | 32-BIT, FLASH, 32 MHz, MICROCONTROLLER, PQFP100 |
| 封装： | 14 X 20 MM, PLASTIC, QFP-100 |
| 文件页数： | 36/129页 |
| 文件大小： | 8549K |
| 代理商： | UPD70F3261YGF-JBT-A |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页当前第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页第63页第64页第65页第66页第67页第68页第69页第70页第71页第72页第73页第74页第75页第76页第77页第78页第79页第80页第81页第82页第83页第84页第85页第86页第87页第88页第89页第90页第91页第92页第93页第94页第95页第96页第97页第98页第99页第100页第101页第102页第103页第104页第105页第106页第107页第108页第109页第110页第111页第112页第113页第114页第115页第116页第117页第118页第119页第120页第121页第122页第123页第124页第125页第126页第127页第128页第129页
User’s Manual U16541EJ5V1UD
14
16.8
Baud Rate Generator............................................................................................................ 590
16.8.1
Baud rate generation ...............................................................................................................591
16.9
Cautions ................................................................................................................................ 592
CHAPTER 17 I
2C BUS .......................................................................................................................... 593
17.1
Mode Switching of I
2C Bus and Other Serial Interfaces ................................................... 593
17.1.1
UARTA2 and I
2C00 mode switching.........................................................................................593
17.1.2
CSIB0 and I
2C01 mode switching ............................................................................................594
17.1.3
UARTA1 and I
2C02 mode switching.........................................................................................595
17.2
Features................................................................................................................................. 596
17.3
Configuration ........................................................................................................................ 597
17.4
Registers ............................................................................................................................... 601
17.5
I
2C Bus Mode Functions....................................................................................................... 617
17.5.1
Pin configuration ......................................................................................................................617
17.6
I
2C Bus Definitions and Control Methods .......................................................................... 618
17.6.1
Start condition..........................................................................................................................618
17.6.2
Addresses................................................................................................................................619
17.6.3
Transfer direction specification ................................................................................................620
17.6.4
ACK .........................................................................................................................................621
17.6.5
Stop condition ..........................................................................................................................622
17.6.6
Wait state.................................................................................................................................623
17.6.7
Wait state cancellation method ................................................................................................625
17.7
I
2C Interrupt Request Signals (INTIICn) .............................................................................. 626
17.7.1
Master device operation...........................................................................................................627
17.7.2
Slave device operation (when receiving slave address (address match))................................630
17.7.3
Slave device operation (when receiving extension code) ........................................................634
17.7.4
Operation without communication............................................................................................638
17.7.5
Arbitration loss operation (operation as slave after arbitration loss).........................................639
17.7.6
Operation when arbitration loss occurs (no communication after arbitration loss) ...................641
17.8
Interrupt Request Signal (INTIICn) Generation Timing and Wait Control....................... 648
17.9
Address Match Detection Method ...................................................................................... 649
17.10 Error Detection...................................................................................................................... 649
17.11 Extension Code..................................................................................................................... 650
17.12 Arbitration ............................................................................................................................. 651
17.13 Wakeup Function.................................................................................................................. 652
17.14 Communication Reservation............................................................................................... 653
17.14.1 When communication reservation function is enabled (IICFn.IICRSVn bit = 0) .......................653
17.14.2 When communication reservation function is disabled (IICFn.IICRSVn bit = 1).......................657
17.15 Cautions ................................................................................................................................ 658
17.16 Communication Operations ................................................................................................ 659
17.16.1 Master operation in single master system................................................................................660
17.16.2 Master operation in multimaster system ..................................................................................661
17.16.3 Slave operation........................................................................................................................664
17.17 Timing of Data Communication .......................................................................................... 668
CHAPTER 18 IEBus CONTROLLER................................................................................................... 675
18.1
Functions............................................................................................................................... 675
相关PDF资料 |
PDF描述 |
|---|---|
| UPD780031AYCW(A)-XXX | 8-BIT, MROM, 8.38 MHz, MICROCONTROLLER, PDIP64 |
| UPD780123GB(A1)-XXX-8ET | 8-BIT, MROM, 10 MHz, MICROCONTROLLER, PQFP52 |
| UPD780146GC-XXX-8BT | 8-BIT, MROM, 10 MHz, MICROCONTROLLER, PQFP80 |
| UPD784216AGC-XXX-8EU | 16-BIT, MROM, 12.5 MHz, MICROCONTROLLER, PQFP100 |
| UPD789304GK-XXX-9ET | 8-BIT, MROM, 5 MHz, MICROCONTROLLER, PQFP64 |
相关代理商/技术参数 |
参数描述 |
|---|---|
| UPD70F3263GC-8EA-A | 制造商:Renesas Electronics Corporation 功能描述: |
| UPD70F3263HYGC-8EA-A | 制造商:Renesas Electronics Corporation 功能描述: |
| UPD70F3264YGJ-UEN-A | 制造商:Renesas Electronics Corporation 功能描述: |
| UPD70F3266YGJ-UEN-A | 制造商:Renesas Electronics Corporation 功能描述: |
| UPD70F3281YGC-8EA-A | 制造商:Renesas Electronics Corporation 功能描述: |
发布紧急采购，3分钟左右您将得到回复。