参数资料
型号: UPD70F3261YGF-JBT-A
元件分类: 微控制器/微处理器
英文描述: 32-BIT, FLASH, 32 MHz, MICROCONTROLLER, PQFP100
封装: 14 X 20 MM, PLASTIC, QFP-100
文件页数: 69/129页
文件大小: 8549K
代理商: UPD70F3261YGF-JBT-A
CHAPTER 2 PIN FUNCTIONS
User’s Manual U16541EJ5V1UD
44
(2/6)
Pin No.
Pin Name
GF
GC
I/O
Function
Alternate Function
ADTRG
20
18
Input
A/D converter external trigger input. 5 V tolerant.
P03/INTP0
ANI0
2
100
P70
ANI1
1
99
P71
ANI2
100
98
P72
ANI3
99
97
P73
ANI4
98
96
P74
ANI5
97
95
P75
ANI6
96
94
P76
ANI7
95
93
P77
ANI8
94
92
P78
ANI9
93
91
P79
ANI10
92
90
P710
ANI11
91
89
Input
Analog voltage input for A/D converter
P711
ANO0
5
3
P10
ANO1
6
4
Output
Analog voltage output for D/A converter
P11
ASCKA0
29
27
Input
UARTA0 baud rate clock input. 5 V tolerant.
P32/SCKB4/TIP00/TOP00
ASTB
70
68
Output
Address strobe signal output for external memory
PCT6
AVREF0
3
1
Reference voltage input for A/D converter/positive power
supply for port 7
AVREF1
7
5
Reference voltage input for D/A converter/positive power
supply for port 1
AVSS
4
2
Ground potential for A/D and D/A converters (same
potential as VSS)
BVDD
72
70
Positive power supply pin for bus interface and alternate-
function ports
BVSS
71
69
Ground potential for bus interface and alternate-function
ports
CLKOUT
64
62
Output
Internal system clock output
PCM1
CRXD0
Note 1
34
32
Input
CAN receive data input. 5 V tolerant.
P37/IERX0
Note 2
CTXD0
Note 1
33
31
Output
CAN transmit data output.
N-ch open-drain output selectable. 5 V tolerant.
P36/IETX0
Note 2
DCK
Note 3
43
41
Input
Debug clock input. 5 V tolerant.
P54/SOB2/KR4/RTP04
DDI
Note 3
41
39
Input
Debug data input. 5 V tolerant.
P52/TIQ03/KR2/TOQ03/RTP02
DDO
Note 3, 4
42
40
Output
Debug data output.
N-ch open-drain output selectable. 5 V tolerant.
P53/SIB2/KR3/TIQ00/TOQ00/
RTP03
DMS
Note 3
44
42
Input
Debug mode select input. 5 V tolerant.
P55/SCKB2/KR5/RTP05
DRST
Note 3
22
20
Input
Debug reset input. 5 V tolerant.
P05/INTP2
EVDD
36
34
Positive power supply for external (same potential as VDD)
EVSS
35
33
Ground potential for external (same potential as VSS)
FLMD0
Note 3
10
8
FLMD1
Note 3
78
76
Input
Flash memory programming mode setting pin
PDL5/AD5
Notes 1. CAN controller versions only
2. IEBus controller versions only
3. Flash memory versions only
4. In the on-chip debug mode, high-level output is forcibly set.
Remark
GF: 100-pin plastic QFP (14
× 20)
GC: 100-pin plastic LQFP (fine pitch) (14
× 14)
相关PDF资料
PDF描述
UPD780031AYCW(A)-XXX 8-BIT, MROM, 8.38 MHz, MICROCONTROLLER, PDIP64
UPD780123GB(A1)-XXX-8ET 8-BIT, MROM, 10 MHz, MICROCONTROLLER, PQFP52
UPD780146GC-XXX-8BT 8-BIT, MROM, 10 MHz, MICROCONTROLLER, PQFP80
UPD784216AGC-XXX-8EU 16-BIT, MROM, 12.5 MHz, MICROCONTROLLER, PQFP100
UPD789304GK-XXX-9ET 8-BIT, MROM, 5 MHz, MICROCONTROLLER, PQFP64
相关代理商/技术参数
参数描述
UPD70F3263GC-8EA-A 制造商:Renesas Electronics Corporation 功能描述:
UPD70F3263HYGC-8EA-A 制造商:Renesas Electronics Corporation 功能描述:
UPD70F3264YGJ-UEN-A 制造商:Renesas Electronics Corporation 功能描述:
UPD70F3266YGJ-UEN-A 制造商:Renesas Electronics Corporation 功能描述:
UPD70F3281YGC-8EA-A 制造商:Renesas Electronics Corporation 功能描述: