- 您现在的位置：买卖IC网 > PDF目录297644 > UPD70F3261YGF-JBT-A 32-BIT, FLASH, 32 MHz, MICROCONTROLLER, PQFP100 PDF资料下载
参数资料
| 型号： | UPD70F3261YGF-JBT-A |
| 元件分类： | 微控制器/微处理器 |
| 英文描述： | 32-BIT, FLASH, 32 MHz, MICROCONTROLLER, PQFP100 |
| 封装： | 14 X 20 MM, PLASTIC, QFP-100 |
| 文件页数： | 74/129页 |
| 文件大小： | 8549K |
| 代理商： | UPD70F3261YGF-JBT-A |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页第63页第64页第65页第66页第67页第68页第69页第70页第71页第72页第73页当前第74页第75页第76页第77页第78页第79页第80页第81页第82页第83页第84页第85页第86页第87页第88页第89页第90页第91页第92页第93页第94页第95页第96页第97页第98页第99页第100页第101页第102页第103页第104页第105页第106页第107页第108页第109页第110页第111页第112页第113页第114页第115页第116页第117页第118页第119页第120页第121页第122页第123页第124页第125页第126页第127页第128页第129页
CHAPTER 2 PIN FUNCTIONS
User’s Manual U16541EJ5V1UD
49
2.2
Pin States
The operation states of pins in the various modes are described below.
Table 2-2. Pin Operation States in Various Modes
Pin Name
During Reset
(Immediately
After Power
Is Turned On)
During Reset
(Except
Immediately
After Power Is
Turned On)
HALT Mode
Note 2
IDLE1, IDLE2,
Sub-IDLE
Mode
Note 2
STOP
Mode
Note 2
Idle
State
Note 3
Bus Hold
P05/DRST
Note 4
Pulled down
Note 5
Held
P10/ANO0,
P11/ANO1
Hi-Z
Held
Note 11
Held
P53/DDO
Note 4
Undefined
Note 1
Hi-Z
Note 6
Held
AD0 to AD15
Notes 8, 9
A0 to A15
Undefined
Notes 8, 10
A16 to A21
Undefined
Note 8
Hi-Z
Held
Hi-Z
WAIT
CLKOUT
Operating
L
Operating
WR0, WR1
RD
ASTB
H
Note 8
Hi-Z
HLDAK
H
L
HLDRQ
Hi-Z
Note 7
Hi-Z
Note 7
Operating
Note 8
Operating
Other port pins
Hi-Z
Held
Notes 1. These pins may momentarily output an undefined level upon power application.
2. Operates while an alternate function is operating.
3. In separate bus mode, the state of the pins in the idle state inserted after the T2 state is shown. In
multiplexed bus mode, the state of the pins in the idle state inserted after the T3 state is shown.
4. Flash memory versions only
5. Pulled down during external reset. During internal reset by the watchdog timer, clock monitor, etc., the
state of this pin differs according to the OCDM.OCDM0 bit setting.
6. DDO output is specified in the on-chip debug mode.
7. The bus control pins function alternately as port pins, so they are initialized to the input mode (port
mode).
8. Operates even in the HALT mode, during DMA operation.
9. In separate bus mode:
Hi-Z
In multiplexed bus mode: Undefined
10. In separate bus mode
11. In port mode:
Held
When alternate function is used: Hi-Z
Remark
Hi-Z: High impedance
Held: The state during the immediately preceding external bus cycle is held.
L:
Low-level output
H:
High-level output
:
Input without sampling (not acknowledged)
<R>
相关PDF资料 |
PDF描述 |
|---|---|
| UPD780031AYCW(A)-XXX | 8-BIT, MROM, 8.38 MHz, MICROCONTROLLER, PDIP64 |
| UPD780123GB(A1)-XXX-8ET | 8-BIT, MROM, 10 MHz, MICROCONTROLLER, PQFP52 |
| UPD780146GC-XXX-8BT | 8-BIT, MROM, 10 MHz, MICROCONTROLLER, PQFP80 |
| UPD784216AGC-XXX-8EU | 16-BIT, MROM, 12.5 MHz, MICROCONTROLLER, PQFP100 |
| UPD789304GK-XXX-9ET | 8-BIT, MROM, 5 MHz, MICROCONTROLLER, PQFP64 |
相关代理商/技术参数 |
参数描述 |
|---|---|
| UPD70F3263GC-8EA-A | 制造商:Renesas Electronics Corporation 功能描述: |
| UPD70F3263HYGC-8EA-A | 制造商:Renesas Electronics Corporation 功能描述: |
| UPD70F3264YGJ-UEN-A | 制造商:Renesas Electronics Corporation 功能描述: |
| UPD70F3266YGJ-UEN-A | 制造商:Renesas Electronics Corporation 功能描述: |
| UPD70F3281YGC-8EA-A | 制造商:Renesas Electronics Corporation 功能描述: |
发布紧急采购，3分钟左右您将得到回复。