- 您现在的位置：买卖IC网 > PDF目录298744 > A42MX24-3VQ100B (Electronic Theatre Controls, Inc.) 40MX and 42MX FPGA Families PDF资料下载
参数资料
| 型号： | A42MX24-3VQ100B |
| 厂商： | Electronic Theatre Controls, Inc. |
| 英文描述： | 40MX and 42MX FPGA Families |
| 中文描述： | 40MX和42MX FPGA系列 |
| 文件页数： | 19/93页 |
| 文件大小： | 854K |
| 代理商： | A42MX24-3VQ100B |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页当前第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页第63页第64页第65页第66页第67页第68页第69页第70页第71页第72页第73页第74页第75页第76页第77页第78页第79页第80页第81页第82页第83页第84页第85页第86页第87页第88页第89页第90页第91页第92页第93页
26
Data Device Corporation
www.ddc-web.com
BU-6474X/6484X/6486X
J-07/05-0
REMOTE TERMINAL (RT) ARCHITECTURE
The Mini-ACE Mark3's RT architecture builds upon that of the
ACE and Mini-ACE. The Mini-ACE Mark3 provides multiprotocol
support, with full compliance to all of the commonly used data bus
standards, including MIL-STD-1553A, MIL-STD-1553B Notice 2,
STANAG 3838, General Dynamics 16PP303, and McAir A3818,
A5232, and A5690. For the Mini-ACE Mark3 RT mode, there is
programmable flexibility enabling the RT to be configured to fulfill
any set of system requirements. This includes the capability to
meet the MIL-STD-1553A response time requirement of 2 to 5 s,
and multiple options for mode code subaddresses, mode codes,
RT status word, and RT BIT word.
The Mini-ACE Mark3 RT protocol design implements all of the
MIL-STD-1553B message formats and dual redundant mode
codes. The design has passed validation testing for MIL-STD-
1553B compliance. The Mini-ACE Mark3 RT performs compre-
hensive error checking including word and format validation, and
checks for various RT-to-RT transfer errors. One of the main fea-
tures of the Mini-ACE Mark3 RT is its choice of memory man-
agement options. These include single buffering by subaddress,
double buffering for individual receive subaddresses, circular
buffering by individual subaddresses, and global circular buffering
for multiple (or all) subaddresses.
Other features of the Mini-ACE Mark3 RT include a set of inter-
rupt conditions, a flexible status queue with filtering based on
valid and/or invalid messages, flexible command illegalization,
programmable busy by subaddress, multiple options on time tag-
ging, and an "auto-boot" feature which allows the RT to initialize
as an online RT with the busy bit set following power turn-on.
RT MEMORY ORGANIZATION
TABLE 38 illustrates a typical memory map for an Mini-ACE
Mark3 RT with 4K RAM. The two Stack Pointers reside in fixed
locations in the shared RAM address space: address 0100 (hex)
for the Area A Stack Pointer and address 0104 for the Area B
Stack Pointer. In addition to the Stack Pointer, there are several
other areas of the shared RAM address space that are designat-
ed as fixed locations (all shown in bold). These are for the Area
A and Area B lookup tables, the illegalization lookup table, the
busy lookup table, and the mode code data tables.
The RT lookup tables (reference TABLE 39) provide a mecha-
nism for allocating data blocks for individual transmit, receive, or
broadcast subaddresses. The RT lookup tables include subad-
dress control words as well as the individual data block pointers.
If command illegalization is used, address range 0300-03FF is
used for command illegalizing. The descriptor stack RAM area, as
well as the individual data blocks, may be located in any of the
non-fixed areas in the shared RAM address space.
Note that in TABLE 38, there is no area allocated for "Stack B".
This is shown for purpose of simplicity of illustration. Also, note
that in TABLE 38, the allocated area for the RT command stack is
256 words. However, larger stack sizes are possible. That is, the
RT command stack size may be programmed for 256 words (64
messages), 512, 1024, or 2048 words (512 messages) by means
of bits 14 and 13 of Configuration Register 3.
Data Block 100
0FE0-0FFF
Data Block 6
0420-043F
Data Block 5
0400-041F
Command Illegalizing Table
0300-03FF
RESERVED
Data Block 1-4
0280-02FF
Data Block 0
0260-027F
(not used)
0248-025F
Busy Bit Lookup Table
0240-0247
Lookup Table B
01C0-023F
Lookup Table A
0140-01BF
Mode Code Data
0110-013F
Mode Code Selective Interrupt Table
0108-010F
Global Circular Buffer B Pointer
Stack Pointer B
0105
0104
RESERVED
0102-0103
Global Circular Buffer A Pointer
Stack Pointer A
0101
0100
Stack A
0000-00FF
DESCRIPTION
ADDRESS
(HEX)
0106-0107
TABLE 38. TYPICAL RT MEMORY MAP (SHOWN
FOR 4K RAM)
Subaddress
Control Word
Lookup Table
(Optional)
SACW SA0
SACW SA31
0220
023F
01A0
01BF
Broadcast
Lookup Pointer
Table
(Optional)
Bcst SA0
Bcst SA31
0200
021F
0180
019F
Transmit
Lookup Pointer
Table
Tx SA0
Tx SA31
01E0
01FF
0160
017F
Receive
(/Broadcast)
Lookup Pointer
Table
Rx(/Bcst) SA0
Rx(/Bcst) SA31
01C0
01DF
0140
015F
COMMENT
DESCRIPTION
AREA B
AREA A
TABLE 39. RT LOOK-UP TABLES
相关PDF资料 |
PDF描述 |
|---|---|
| A42MX36-2PQ100B | 40MX and 42MX FPGA Families |
| A42MX36-2PQ100ES | 40MX and 42MX FPGA Families |
| A42MX36-2TQ100 | 40MX and 42MX FPGA Families |
| A42MX36-2TQ100A | 40MX and 42MX FPGA Families |
| A42MX36-2TQ100B | 40MX and 42MX FPGA Families |
相关代理商/技术参数 |
参数描述 |
|---|---|
| A42MX24-FPL84 | 功能描述:IC FPGA MX SGL CHIP 36K 84-PLCC RoHS:否 类别:集成电路 (IC) >> 嵌入式 - FPGA（现场可编程门阵列） 系列:MX 标准包装:40 系列:SX-A LAB/CLB数:6036 逻辑元件/单元数:- RAM 位总计:- 输入/输出数:360 门数:108000 电源电压:2.25 V ~ 5.25 V 安装类型:表面贴装 工作温度:0°C ~ 70°C 封装/外壳:484-BGA 供应商设备封装:484-FPBGA（27X27） |
| A42MX24-FPLG84 | 功能描述:IC FPGA MX SGL CHIP 36K 84-PLCC RoHS:是 类别:集成电路 (IC) >> 嵌入式 - FPGA（现场可编程门阵列） 系列:MX 标准包装:40 系列:SX-A LAB/CLB数:6036 逻辑元件/单元数:- RAM 位总计:- 输入/输出数:360 门数:108000 电源电压:2.25 V ~ 5.25 V 安装类型:表面贴装 工作温度:0°C ~ 70°C 封装/外壳:484-BGA 供应商设备封装:484-FPBGA（27X27） |
| A42MX24-FPQ160 | 功能描述:IC FPGA MX SGL CHIP 36K 160-PQFP RoHS:否 类别:集成电路 (IC) >> 嵌入式 - FPGA（现场可编程门阵列） 系列:MX 标准包装:40 系列:SX-A LAB/CLB数:6036 逻辑元件/单元数:- RAM 位总计:- 输入/输出数:360 门数:108000 电源电压:2.25 V ~ 5.25 V 安装类型:表面贴装 工作温度:0°C ~ 70°C 封装/外壳:484-BGA 供应商设备封装:484-FPBGA（27X27） |
| A42MX24-FPQ208 | 功能描述:IC FPGA MX SGL CHIP 36K 160-PQFP RoHS:否 类别:集成电路 (IC) >> 嵌入式 - FPGA（现场可编程门阵列） 系列:MX 标准包装:40 系列:SX-A LAB/CLB数:6036 逻辑元件/单元数:- RAM 位总计:- 输入/输出数:360 门数:108000 电源电压:2.25 V ~ 5.25 V 安装类型:表面贴装 工作温度:0°C ~ 70°C 封装/外壳:484-BGA 供应商设备封装:484-FPBGA（27X27） |
| A42MX24-FPQG160 | 功能描述:IC FPGA MX SGL CHIP 36K 160-PQFP RoHS:是 类别:集成电路 (IC) >> 嵌入式 - FPGA（现场可编程门阵列） 系列:MX 标准包装:40 系列:SX-A LAB/CLB数:6036 逻辑元件/单元数:- RAM 位总计:- 输入/输出数:360 门数:108000 电源电压:2.25 V ~ 5.25 V 安装类型:表面贴装 工作温度:0°C ~ 70°C 封装/外壳:484-BGA 供应商设备封装:484-FPBGA（27X27） |
发布紧急采购，3分钟左右您将得到回复。