参数资料
型号: A42MX24-3VQ100B
厂商: Electronic Theatre Controls, Inc.
英文描述: 40MX and 42MX FPGA Families
中文描述: 40MX和42MX FPGA系列
文件页数: 36/93页
文件大小: 854K
代理商: A42MX24-3VQ100B
41
Data Device Corporation
www.ddc-web.com
BU-6474X/6484X/6486X
J-07/05-0
2, 6
3, 4, 5, 7
6
2
2, 6
7, 8
6, 9
3, 4, 5, 7
6
6, 9
7, 8, 9
3, 4, 5, 7
6
3, 4, 5, 7
2, 6
MAX
TYP
MIN
UNITS
MAX
TYP
MIN
DESCRIPTION
REF
7.2
155
820
970
138
635
4.6
6.0
35
27
62
45
61
44
40
0
40
0
40
40
0
25
520
35
165
150
135
265
250
235
205
187.5
170
30
23
11
315
300
285
30
15
40
12
16
10
3.6
105
15
NOTES
2, 9
2, 6
117
s
7.2
(contended access, with ENHANCED CPU ACCESS = “0” @ 10 MHz)
ns
150
(uncontended access @ 10 MHz)
ns
815
(contended access, with ENHANCED CPU ACCESS = “1” @ 12 MHz)
ns
965
(contended access, with ENHANCED CPU ACCESS = “1” @ 10 MHz)
ns
133
(uncontended access @ 12 MHz)
ns
630
(contended access, with ENHANCED CPU ACCESS = “1” s @ 16 MHz)
s
4.6
(contended access, with ENHANCED CPU ACCESS = “0” @ 16 MHz)
s
6.0
(contended access, with ENHANCED CPU ACCESS = “0” @ 12 MHz)
ns
40
@ 10 MHz
t3
t4
ns
32
@ 12 MHz
ns
67
@ 10 MHz
ns
50
@ 12 MHz
ns
71
@ 10 MHz
ns
54
@ 12 MHz
ns
40
CLOCK IN rising edge delay to output data valid
t19
ns
0
STRBD high hold time from READYD rising
t18
ns
40
STRBD rising delay to output data tri-state
t17
ns
0
Output Data hold time following STRBD rising edge
t16
ns
30
STRBD rising edge delay to IOEN rising edge and READYD rising edge
t15
ns
READYD falling to STRBD rising release time
t14
ns
40
CLOCK IN rising edge delay to READYD falling
t13
t12
ns
0
SELECT hold time following IOEN falling
t6
ns
30
@ 16 MHz
ns
515
(contended access, with ENHANCED CPU ACCESS = “1” @ 20 MHz)
ns
30
Address valid setup time prior to CLOCK IN rising edge
t9
ns
165
150
135
IOEN falling delay to READYD falling (@ 20 MHz)
ns
265
250
235
@ 12 MHz
ns
205
187.5
170
@ 16 MHz
ns
30
MEM/REG, RD/WR hold time following CLOCK IN falling edge
t8
ns
33
@ 16 MHz
ns
21
Output Data valid prior to READYD falling (@ 20 MHz)
ns
315
300
285
@ 10 MHz
ns
30
Address hold time following CLOCK IN rising edge
t10
t11
ns
10
MEM/REG, RD/WR setup time prior to CLOCK IN falling edge
t7
ns
40
CLOCK IN rising edge delay to IOEN falling edge
t5
ns
17
Time for Address to become valid following SELECT and STRBD low (@ 20 MHz)
ns
21
@ 16 MHz
ns
15
Time for MEM/REG and RD/WR to become valid following SELECT and STRBD
low (@ 20 MHz)
s
3.6
(contended access, with ENHANCED CPU ACCESS = “0” @ 20 MHz)
ns
100
SELECT and STRBD low to IOEN low (uncontended access @ 20 MHz)
t2
ns
10
SELECT and STRBD low setup time prior to clock rising edge
t1
3.3V LOGIC
5V LOGIC
TABLE FOR FIGURE 13. CPU READING RAM OR REGISTERS
(SHOWN FOR 16-BIT, BUFFERED, NONZERO WAIT MODE)
ns
112
(uncontended access @ 16 MHz)
相关PDF资料
PDF描述
A42MX36-2PQ100B 40MX and 42MX FPGA Families
A42MX36-2PQ100ES 40MX and 42MX FPGA Families
A42MX36-2TQ100 40MX and 42MX FPGA Families
A42MX36-2TQ100A 40MX and 42MX FPGA Families
A42MX36-2TQ100B 40MX and 42MX FPGA Families
相关代理商/技术参数
参数描述
A42MX24-FPL84 功能描述:IC FPGA MX SGL CHIP 36K 84-PLCC RoHS:否 类别:集成电路 (IC) >> 嵌入式 - FPGA(现场可编程门阵列) 系列:MX 标准包装:40 系列:SX-A LAB/CLB数:6036 逻辑元件/单元数:- RAM 位总计:- 输入/输出数:360 门数:108000 电源电压:2.25 V ~ 5.25 V 安装类型:表面贴装 工作温度:0°C ~ 70°C 封装/外壳:484-BGA 供应商设备封装:484-FPBGA(27X27)
A42MX24-FPLG84 功能描述:IC FPGA MX SGL CHIP 36K 84-PLCC RoHS:是 类别:集成电路 (IC) >> 嵌入式 - FPGA(现场可编程门阵列) 系列:MX 标准包装:40 系列:SX-A LAB/CLB数:6036 逻辑元件/单元数:- RAM 位总计:- 输入/输出数:360 门数:108000 电源电压:2.25 V ~ 5.25 V 安装类型:表面贴装 工作温度:0°C ~ 70°C 封装/外壳:484-BGA 供应商设备封装:484-FPBGA(27X27)
A42MX24-FPQ160 功能描述:IC FPGA MX SGL CHIP 36K 160-PQFP RoHS:否 类别:集成电路 (IC) >> 嵌入式 - FPGA(现场可编程门阵列) 系列:MX 标准包装:40 系列:SX-A LAB/CLB数:6036 逻辑元件/单元数:- RAM 位总计:- 输入/输出数:360 门数:108000 电源电压:2.25 V ~ 5.25 V 安装类型:表面贴装 工作温度:0°C ~ 70°C 封装/外壳:484-BGA 供应商设备封装:484-FPBGA(27X27)
A42MX24-FPQ208 功能描述:IC FPGA MX SGL CHIP 36K 160-PQFP RoHS:否 类别:集成电路 (IC) >> 嵌入式 - FPGA(现场可编程门阵列) 系列:MX 标准包装:40 系列:SX-A LAB/CLB数:6036 逻辑元件/单元数:- RAM 位总计:- 输入/输出数:360 门数:108000 电源电压:2.25 V ~ 5.25 V 安装类型:表面贴装 工作温度:0°C ~ 70°C 封装/外壳:484-BGA 供应商设备封装:484-FPBGA(27X27)
A42MX24-FPQG160 功能描述:IC FPGA MX SGL CHIP 36K 160-PQFP RoHS:是 类别:集成电路 (IC) >> 嵌入式 - FPGA(现场可编程门阵列) 系列:MX 标准包装:40 系列:SX-A LAB/CLB数:6036 逻辑元件/单元数:- RAM 位总计:- 输入/输出数:360 门数:108000 电源电压:2.25 V ~ 5.25 V 安装类型:表面贴装 工作温度:0°C ~ 70°C 封装/外壳:484-BGA 供应商设备封装:484-FPBGA(27X27)