- 您现在的位置：买卖IC网 > PDF目录166397 > B900J24PXX12I 0-BIT, 80 MHz, OTHER DSP, PQFP44 PDF资料下载
参数资料
| 型号： | B900J24PXX12I |
| 元件分类： | 数字信号处理 |
| 英文描述： | 0-BIT, 80 MHz, OTHER DSP, PQFP44 |
| 文件页数： | 28/100页 |
| 文件大小： | 1547K |
| 代理商： | B900J24PXX12I |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页当前第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页第63页第64页第65页第66页第67页第68页第69页第70页第71页第72页第73页第74页第75页第76页第77页第78页第79页第80页第81页第82页第83页第84页第85页第86页第87页第88页第89页第90页第91页第92页第93页第94页第95页第96页第97页第98页第99页第100页
Lucent Technologies Inc.
33
Advance Data Sheet
B900
July 1999
Baseband Signal Processor
4 Hardware Architecture (continued)
4.8
Timers
The B900 contains two timers, TIMER0 and TIMER1.
TIMER0 is composed of three main blocks: the timer
control register, the prescaler, and the timer itself. The
timer control register, timerc (see Table 53 on
page 61), sets up the operational state of the timer and
prescaler. The prescaler is a programmable divider that
can be set to a count of 2 to 65,536. It provides a wide
range of time delay. The timer itself is a 16-bit binary
counter that can be preloaded with any 16-bit number.
If enabled, the timer counts down at the programmed
rate and generates an interrupt upon reaching zero.
If the TIMER0 interrupt is generated (see Table 11 on
page 23), program control jumps to location 0x0004
where typically a branch to an interrupt service routine
should be placed. Writing the timer0 register sets the
initial count into the timer and loads the period register
with the same value for repeated count cycles.
The following functions are programmable in the
timerc register:
s
SELTIMCK
n selects the clock source for the timers.
If zero, the timer counts off of the low-frequency
clock, CLKLOW. If one, the timer counts off of the
free-running clock, CLKFREE.
s
COUNT
n starts TIMERn counting when set.
s
RELOAD
n enables repeated counts of TIMERn
when set. If zero, TIMER
n counts down once and
stops. If one, TIMER
n automatically reloads the pre-
vious starting value from the period register into the
timer
n register, and recommences counting down.
s
PRESCALE
n encodes the value of the divider of the
clock going to the counter. For each timer, it ranges
from CLKTIM
n/2 to CLKTIMn/65,536, where
CLKTIM
n is the clock source for each timer.
The timer interrupt can be individually enabled or dis-
abled through the inc register. The timer can be
stopped and started by software and can be reloaded
with a new delay at any time. Its current value can also
be read by software. When the B900 is reset, the timer
is guaranteed to be in an inactive state.
The timer is normally run with two data move instruc-
tions, one to write the timer0 register with the initial
count, and the second to write the timerc register with
initial values. Setting COUNTEN0 starts the counting
of TIMER0.
When the B900 is reset, the control bits of the timerc
register and the timer itself are initialized to 0. This sets
the prescaler to CLKTIM0/2, turns off the reload fea-
ture, disables timer counting, selects the low-
frequency clock to the timer, and initializes the timer
value to its inactive state. The act of resetting the
device does not cause a timer interrupt. The period
register is not initialized on reset.
TIMER1 is the same as TIMER0 and is automatically
powered down when TIMER
n is not enabled.
4.9
Watchdog Timer
The watchdog timer allows for protection from cata-
strophic loss of control of the B900 by the software sys-
tem. It can be programmed for one of three time-out
intervals. The watchdog timer clock is nominally
32 kHz (selectable as the divided-down input clock—
divided by 128 only—or the internal ring oscillator out-
put).
When the watchdog timer is enabled, it can be pro-
grammed to time-out based on counting out one of
three periods. This time period is the watchdog input
clock period multiplied by 212, 214, or 216. It is specified
by the WDEN[1:0] bits in the chipo register (see
When the watchdog timer is enabled and counting, the
current watchdog count value is not viewable; however,
the timer can be reset at any time by writing any value
to the watchdog reset register, wdogr. If the watchdog
timer ever counts out the specified time between
wdogr writes, it initiates a chip reset and asserts the
RSTB pin low. The fact that a watchdog chip reset has
occurred may be determined by reading the WDRST
bit in the chipc register (see Table 39 on page 51),
which is set after such a reset takes place.
相关PDF资料 |
PDF描述 |
|---|---|
| B900J24FXX12IT | 0-BIT, 59.88 MHz, OTHER DSP, PQFP44 |
| BA00CC0WCP-V5 | 1A Low Dropout Voltage Regulator with Shut Down Switch(Adustable Voltage) |
| BA10E6 | COPPER ALLOY, TIN FINISH, RING TERMINAL |
| BA12004 | 0.5 A, 7 CHANNEL, NPN, Si, POWER TRANSISTOR |
| BA1518SUR5VP | SINGLE COLOR DISPLAY CLUSTER, ULTRA RED |
相关代理商/技术参数 |
参数描述 |
|---|---|
| B-900-M-10 | 制造商:Thomas & Betts 功能描述: |
| B-900-M-10-EG | 制造商:Thomas & Betts 功能描述: |
| B-900-M-20 | 制造商:Thomas & Betts 功能描述: |
| B-900-M-20-EG | 制造商:Thomas & Betts 功能描述: |
| B901 | 制造商:EDAL 制造商全称:EDAL 功能描述:Silicon Bridge Rectifier |
发布紧急采购，3分钟左右您将得到回复。