- 您现在的位置：买卖IC网 > PDF目录166397 > B900J24PXX12I 0-BIT, 80 MHz, OTHER DSP, PQFP44 PDF资料下载
参数资料
| 型号： | B900J24PXX12I |
| 元件分类： | 数字信号处理 |
| 英文描述： | 0-BIT, 80 MHz, OTHER DSP, PQFP44 |
| 文件页数： | 35/100页 |
| 文件大小： | 1547K |
| 代理商： | B900J24PXX12I |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页当前第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页第63页第64页第65页第66页第67页第68页第69页第70页第71页第72页第73页第74页第75页第76页第77页第78页第79页第80页第81页第82页第83页第84页第85页第86页第87页第88页第89页第90页第91页第92页第93页第94页第95页第96页第97页第98页第99页第100页
4
Lucent Technologies Inc.
B900
Advance Data Sheet
Baseband Signal Processor
July 1999
Table of Contents (continued)
Figure
Page
Figure 1. B900 44-Pin PLCC Pin Diagram ............................................................................................................... 8
Figure 2. B900 44-Pin MQFP Pin Diagram .............................................................................................................. 9
Figure 3. B900 Pinout by Group ............................................................................................................................. 10
Figure 4. B900 Block Diagram................................................................................................................................ 16
Figure 5. DSP1600 Core Block Diagram................................................................................................................ 20
Figure 6. Clock Generation Overview..................................................................................................................... 27
Figure 7. SSI Interconnections ............................................................................................................................... 29
Figure 8. B900 SIO Block Diagram ........................................................................................................................ 35
Figure 9. 64-Bit and 80-Bit Serial Transfer in Active, Single-Channel Mode.......................................................... 36
Figure 10. Plot of VOH vs. IOH Under Typical Operating Conditions........................................................................ 73
Figure 11. Plot of VOL vs. IOL Under Typical Operating Conditions ......................................................................... 73
Figure 12. I/O Clock Timing Diagram ..................................................................................................................... 78
Figure 13. Reset Synchronization Timing............................................................................................................... 79
Figure 14. JTAG Timing Diagram........................................................................................................................... 80
Figure 15. Interrupt Timing Diagram....................................................................................................................... 81
Figure 16. Write Outputs Followed by Read Inputs (cbit = Immediate; a1 = sbit) .................................................. 82
Figure 17. SSI Transfer Timing (SPHA = 0) ........................................................................................................... 83
Figure 18. SSI Transfer Timing (SPHA = 1) ........................................................................................................... 84
Figure 19. SIO Active Output Timing Diagram ....................................................................................................... 86
Figure 20. SIO Passive Output Timing Diagram .................................................................................................... 87
Figure 21. SIO Active Input Timing Diagram .......................................................................................................... 88
Figure 22. SIO Passive Input Timing Diagram ....................................................................................................... 89
Figure 23. Serial I/O Active Clocks Timing Diagram .............................................................................................. 90
Figure 24. Fundamental Crystal Configuration....................................................................................................... 91
Figure 25. 5 V Crystal Oscillator Negative Resistance Curves .............................................................................. 92
Figure 26. 3.3 V Crystal Oscillator Negative Resistance Curves ........................................................................... 93
Figure 27. Components of Load Capacitance for Crystal Oscillator....................................................................... 94
相关PDF资料 |
PDF描述 |
|---|---|
| B900J24FXX12IT | 0-BIT, 59.88 MHz, OTHER DSP, PQFP44 |
| BA00CC0WCP-V5 | 1A Low Dropout Voltage Regulator with Shut Down Switch(Adustable Voltage) |
| BA10E6 | COPPER ALLOY, TIN FINISH, RING TERMINAL |
| BA12004 | 0.5 A, 7 CHANNEL, NPN, Si, POWER TRANSISTOR |
| BA1518SUR5VP | SINGLE COLOR DISPLAY CLUSTER, ULTRA RED |
相关代理商/技术参数 |
参数描述 |
|---|---|
| B-900-M-10 | 制造商:Thomas & Betts 功能描述: |
| B-900-M-10-EG | 制造商:Thomas & Betts 功能描述: |
| B-900-M-20 | 制造商:Thomas & Betts 功能描述: |
| B-900-M-20-EG | 制造商:Thomas & Betts 功能描述: |
| B901 | 制造商:EDAL 制造商全称:EDAL 功能描述:Silicon Bridge Rectifier |
发布紧急采购，3分钟左右您将得到回复。