- 您现在的位置：买卖IC网 > PDF目录166397 > B900J24PXX12I 0-BIT, 80 MHz, OTHER DSP, PQFP44 PDF资料下载
参数资料
| 型号： | B900J24PXX12I |
| 元件分类： | 数字信号处理 |
| 英文描述： | 0-BIT, 80 MHz, OTHER DSP, PQFP44 |
| 文件页数： | 36/100页 |
| 文件大小： | 1547K |
| 代理商： | B900J24PXX12I |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页当前第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页第63页第64页第65页第66页第67页第68页第69页第70页第71页第72页第73页第74页第75页第76页第77页第78页第79页第80页第81页第82页第83页第84页第85页第86页第87页第88页第89页第90页第91页第92页第93页第94页第95页第96页第97页第98页第99页第100页
B900
Advance Data Sheet
Baseband Signal Processor
July 1999
40
Lucent Technologies Inc.
5 Software Architecture (continued)
5.1
Instruction Set (continued)
5.1.1 F1 Multiply/ALU Instructions (continued)
Note: For transfer statements when loading the upper half of an accumulator, the lower half is cleared if the
corresponding CLR bit in the auc register is zero. auc is cleared by reset.
Table 22. F1 Multiply/ALU Instructions
F1 Function Statement
Transfer
Statement*
* The [l] is an optional argument that specifies the low 16 bits of aT or y.
Transfer Statement
Cycles
If an X space access and a Y space access are made to the same bank of DPRAM in one
instruction, add one cycle.
Not Using
Cache
Using
Cache
p = x
y
p = x
y becomes a single-cycle squaring operation if the auc bit 7 is set. With bit 7 set, a
transfer statement of the form y = Y loads the x register and the y register with the same
number, so p = x
y results in the square.
y = Y, x = X
2
1
aD = p, p = x
y = aT, x = X
2
1
aD = aS + p, p = x
y[l] = Y
1
aD = aS – p, p = x
aT[l] = Y
1
aD = p
x = Y
1
aD = aS + p
Y
1
aD = aS – p
Y = y[l]
2
aD = y
Y = aT[l]
2
aD = aS + y
Z:y, x = X
2
aD = aS – y
Z:y[l]
2
aD = aS & y
Z:aT[l]
2
aD = aS | y
—
1
aD = aS ^ y
—
1
aS – y
—
1
aS & y
—
1
Table 23. Replacement Table for F1 Multiply/ALU Instructions
Replace
Value
Meaning
aD, aS, aT
a0, a1
One of the DAU accumulators.
X
*pt++, *pt++i
X space memory location pointed to by pt.
pt is postmodified by +1 and i, respectively.
Y
*rM, *rM++, *rM– –, *rM++j
RAM location pointed to by rM (M = 0, 1, 2, 3).
rM is postmodified by 0, +1, –1, or j, respectively.
Z
*rMzp, *rMpz, *rMm2, *rMjk
Read/write compound addressing. rM (M = 0, 1, 2, 3) is used
twice. First, postmodified by 0, +1, –1, or j, respectively; and,
second, postmodified by +1, 0, +2, or k, respectively.
相关PDF资料 |
PDF描述 |
|---|---|
| B900J24FXX12IT | 0-BIT, 59.88 MHz, OTHER DSP, PQFP44 |
| BA00CC0WCP-V5 | 1A Low Dropout Voltage Regulator with Shut Down Switch(Adustable Voltage) |
| BA10E6 | COPPER ALLOY, TIN FINISH, RING TERMINAL |
| BA12004 | 0.5 A, 7 CHANNEL, NPN, Si, POWER TRANSISTOR |
| BA1518SUR5VP | SINGLE COLOR DISPLAY CLUSTER, ULTRA RED |
相关代理商/技术参数 |
参数描述 |
|---|---|
| B-900-M-10 | 制造商:Thomas & Betts 功能描述: |
| B-900-M-10-EG | 制造商:Thomas & Betts 功能描述: |
| B-900-M-20 | 制造商:Thomas & Betts 功能描述: |
| B-900-M-20-EG | 制造商:Thomas & Betts 功能描述: |
| B901 | 制造商:EDAL 制造商全称:EDAL 功能描述:Silicon Bridge Rectifier |
发布紧急采购，3分钟左右您将得到回复。