参数资料
型号: GT-48208
厂商: Galileo Technology Services, LLC
英文描述: Advanced Switched Ethernet Controllers for 10+10/100 BaseX(高级交换式 10+10/100 BaseX以太网控制器)
中文描述: 先进的交换式以太网控制器的10 10/100 BaseX(高级交换式10 10/100 BaseX以太网控制器)
文件页数: 45/135页
文件大小: 1619K
代理商: GT-48208
GT-482xx Switched Ethernet Controllers for 10+10/100 BaseX
GALI
L
E
O
TECHNOLOGY
CONFI
D
ENTI
AL
--
DO
NOT
REPRODUCE
Revision 1.2
17
MDC
O
Management Data Clock: Provides the timing reference for the transfer of
the MDIO signal. This output may be connected to the PHY devices of both
ports.
MDIO
I/O
Management Data Input/Output: This bidirectional line is used to transfer
control information and status between the PHY and the GT-482xx. It con-
forms with IEEE Std 802.3. This signal may be connected to the PHY
devices of both ports. When not driven by an MII compliant PHY, this pin
must be connected to a pull-up or pull-down resistor. PHY register reads per-
formed by the GT-482XX will be decoded as all 1's or all 0's respectively."
LED Interface Pins
LEDStb/LEDMode
I/O
LED Strobe/LED Mode: Multiplexed LED Strobe and LED mode. In normal
operation, envelopes the full-duplex and Link-status data stream (bit #0 to
bit#27) of a valid data frame on LEDData output. During reset, indicates the
LED mode.
LEDClk
O
LED Clock: 1 MHz clock. This output is used to clock the LEDStb and LED-
Data outputs. During RESET, LEDClk output is tri-stated.
LEDData
O
LED Data: Active LOW. Serial data bit stream which contains the LED indi-
cators per port. The data is shifted out using the LEDClk. LEDStb is used to
mark the first data bit.
Miscellaneous Interface Pins
EnDev*
I
Enable Device: This pin together with EnDev bit in the Global Control regis-
ter activate the ports as follows:
Note: EnDev* is not synchronous to any clock
Scan*
I
Scan: This pin together with TriState* indicate the GT-482xx mode of opera-
tion as follows:
Factory test modes are Reserved and are not to be used in system. Failure
to observe this restriction could result in damage to the device.
Table 2:
Pin Functions (Continued)
S ymbol
Ty pe
D escr ip t ion
E n D ev*
E n D ev bit
M ode
0
x
Enable
1
0
Disable (default)
1
Enable
S can*
Tr i S tat e*
M ode
1
Normal operation
0
1
Factory test mode (Reserved)
1
0
The GT-482xx drives all outputs and
I/O pins to high impedance.
0
Factory test mode (Reserved)
相关PDF资料
PDF描述
GT-48212 Advanced Switched Ethernet Controllers for 10+10/100 BaseX(高级交换式 10+10/100 BaseX以太网控制器)
GT-64010A System Controller with PCI Interface for R4XXX/ R5000 Family CPUs(带PCI接口用于R4XXX/ R5000 系列 CPUs的系统控制器)
GT-64012 Secondary Cache Controller For the MIPS R4600/4650/4700/5000,(用于MIPS R4600/4650/4700/5000处理器的二级高速缓存控制器)
GT-64111 System Controller for RC4640, RM523X and VR4300 CPUs(用于RC4640, RM523X和 VR4300 CPUs的系统控制器)
GT-96100A Advanced Communication Controller That Handles a Wide Range of Serial Communication Protocols,such as Ethernet,Fast Ethernet,and HDLC(通信协议的高级通信协议(以太网、快速以太网、HDLC)控制器)
相关代理商/技术参数
参数描述
GT48212-A6-PBB1C000 制造商:Marvell 功能描述:
GT48212-A6-PBB-C000 制造商:Marvell 功能描述:12 PORT E + 2 PORT FE SWITCH (MANAGED) - Trays
GT48300-A1-BBE1C083 制造商:Marvell 功能描述:Marvell GT48300-A1-BBE1C083
GT48300-A1-BBE-C000 制造商:Marvell 功能描述:Marvell GT48300-A1-BBE-C000
GT48300-A1-BBE-C08 制造商:Marvell 功能描述:MVLGT48300-A1-BBE-C083 4 PORT 83MHZ G.LI