参数资料
型号: GT-48208
厂商: Galileo Technology Services, LLC
英文描述: Advanced Switched Ethernet Controllers for 10+10/100 BaseX(高级交换式 10+10/100 BaseX以太网控制器)
中文描述: 先进的交换式以太网控制器的10 10/100 BaseX(高级交换式10 10/100 BaseX以太网控制器)
文件页数: 75/135页
文件大小: 1619K
代理商: GT-48208
GT-482xx Switched Ethernet Controllers for 10+10/100 BaseX
GALI
LEO
TECHNOLOGY
CONFI
D
ENTI
AL
--
DO
NOT
REPRODUCE
44
Revision 1.2
reads register 1 from PHY1 and PHY2 and updates the internal link bits according to the value of bit 2 of register
1. In the case of “link is down” (bit 2 is ‘0’), that port will enter link test fail state. In this state, all of the port’s logic is
reset. The port will exit from link test fail state only when the “link is up” (bit 2 of register 1) is read from the port’s
PHY as ‘1’.
The GT-482xx provides an option to disable the link detection mechanism by forcing the link state of both ports to
the link test pass state. This mode is used also to operate the expansion port. This is done with the Daddr[6:5]
pins which are sampled at RESET. When DAddr[6:5] are LOW on RESET, the link status of both ports remains in
the “link is up” state regardless of the PHY’s link bit value. When DAddr[6:5] are HIGH on RESET, the link status
of the ports is read through the SMI from the PHY devices (register 1, bit 2).
8.17
Using the MII Interfaces to Connect Two (or More) Galaxy Devices
Either MII interface can be used to cascade two GT-482xx devices to create a higher port density switch. In such
an application, the MII interface can be clocked up to 60MHz providing a non-blocking interconnect for configura-
tions of up to 24 Ethernet and two Fast Ethernet ports. More than two Galaxy devices may be cascaded, however,
such configurations will exhibit blocking in highly-loaded environments/test setups.
Figure 8: Expansion MII Wiring Diagram
TxClk
RxClk
RxD
RxDV
TxD
TxEn
Col
Crs
RxEr
TxClk
RxClk
RxD
RxDV
TxD
TxEn
Col
Crs
RxEr
Vss
Vss or
Vdd
Up to 60MHz
相关PDF资料
PDF描述
GT-48212 Advanced Switched Ethernet Controllers for 10+10/100 BaseX(高级交换式 10+10/100 BaseX以太网控制器)
GT-64010A System Controller with PCI Interface for R4XXX/ R5000 Family CPUs(带PCI接口用于R4XXX/ R5000 系列 CPUs的系统控制器)
GT-64012 Secondary Cache Controller For the MIPS R4600/4650/4700/5000,(用于MIPS R4600/4650/4700/5000处理器的二级高速缓存控制器)
GT-64111 System Controller for RC4640, RM523X and VR4300 CPUs(用于RC4640, RM523X和 VR4300 CPUs的系统控制器)
GT-96100A Advanced Communication Controller That Handles a Wide Range of Serial Communication Protocols,such as Ethernet,Fast Ethernet,and HDLC(通信协议的高级通信协议(以太网、快速以太网、HDLC)控制器)
相关代理商/技术参数
参数描述
GT48212-A6-PBB1C000 制造商:Marvell 功能描述:
GT48212-A6-PBB-C000 制造商:Marvell 功能描述:12 PORT E + 2 PORT FE SWITCH (MANAGED) - Trays
GT48300-A1-BBE1C083 制造商:Marvell 功能描述:Marvell GT48300-A1-BBE1C083
GT48300-A1-BBE-C000 制造商:Marvell 功能描述:Marvell GT48300-A1-BBE-C000
GT48300-A1-BBE-C08 制造商:Marvell 功能描述:MVLGT48300-A1-BBE-C083 4 PORT 83MHZ G.LI