- 您现在的位置：买卖IC网 > PDF目录67672 > GT-48208 (Galileo Technology Services, LLC) Advanced Switched Ethernet Controllers for 10+10/100 BaseX(高级交换式 10+10/100 BaseX以太网控制器) PDF资料下载
参数资料
| 型号： | GT-48208 |
| 厂商： | Galileo Technology Services, LLC |
| 英文描述： | Advanced Switched Ethernet Controllers for 10+10/100 BaseX(高级交换式 10+10/100 BaseX以太网控制器) |
| 中文描述： | 先进的交换式以太网控制器的10 10/100 BaseX（高级交换式10 10/100 BaseX以太网控制器） |
| 文件页数： | 68/135页 |
| 文件大小： | 1619K |
| 代理商： | GT-48208 |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页第63页第64页第65页第66页第67页当前第68页第69页第70页第71页第72页第73页第74页第75页第76页第77页第78页第79页第80页第81页第82页第83页第84页第85页第86页第87页第88页第89页第90页第91页第92页第93页第94页第95页第96页第97页第98页第99页第100页第101页第102页第103页第104页第105页第106页第107页第108页第109页第110页第111页第112页第113页第114页第115页第116页第117页第118页第119页第120页第121页第122页第123页第124页第125页第126页第127页第128页第129页第130页第131页第132页第133页第134页第135页
GT-482xx Switched Ethernet Controllers for 10+10/100 BaseX
GALI
LEO
TECHNOLOGY
CONFI
D
ENTI
AL
--
DO
NOT
REPRODUCE
38
Revision 1.2
8.3.2
Enabled Auto-Negotiation
When DData[27:26] are HIGH at reset, Auto-Negotiation is enabled for each port. The GT-482xx decodes the
duplex mode for each port from the values of the Auto-Negotiation Advertisement register and the Auto-Negotia-
tion Link Partner Ability registers at the end of the Auto-Negotiation process. Once the duplex mode is resolved,
the GT-482xx updates the Port Control registers with that duplex mode. The GT-482xx continuously performs the
following operations for each port (PHY addresses 1 and 2 alternately), implemented as READ commands issued
via the MDC/MDIO interface:
1.
Reads the PHY Auto-Negotiation Complete status. When PHY bit 1.5 (Register 1, bit 5) is '0' switches to
half-duplex mode and continues to read PHY register bit 1.5. When PHY bit 1.5 is '1', signaling Auto-
Negotiation is complete and step two is performed.
Notes:
Steps 2 through 6 are performed once every time the PHY bit 1.5 transitions from '0' to '1'. Once PHY bit
1.5 remains '1' and PHY registers 4 and 5 are read, the GT-482xx continues to read PHY register 1, and
monitors PHY bit 1.5. Steps 2 to 6 are performed once, if after Rst* de-assertion, the PHY bit 1.5 is read
as '1', to update the GT-482xx duplex mode.
PHY bit 1.2 (Link Status) is read and latched during this register read operation, regardless of the Auto-
Negotiation status.
2.
Reads the Auto-Negotiation Advertisement register, PHY Register 4 and continues to step 3.
3.
Reads the Auto-Negotiation Link Partner Ability register, PHY Register 5 and continues to step 4.
4.
Resolves the highest common ability of the two link partners as follows (according to the 802.3u Priority
Resolution clause 28B.3):
if (bit 4.8 AND bit 5.8) == '1' then ability is 100BASE-TX full duplex
else if (bit 4.9 AND bit 5.9) == '1' then ability is 100BASE-T4 half duplex
else if (bit 4.7 AND bit 5.7) == '1' then ability is 100BASE-TX half duplex
else if (bit 4.6 AND bit 5.6) == '1' then ability is 10BASE-T full duplex
else ability is 10BASE-T half duplex;
Continues to step 5.
5.
Resolves the duplex mode of the two link partners as follows:
if ((ability == "100BASE-TX full duplex") or (ability == "10BASE-T full duplex")) then
duplex mode = FULL DUPLEX
else duplex mode = HALF DUPLEX;
Note: The value of the duplex mode indication changes only after reading both PHY registers 4 and 5.
Continues to step 6.
6.
Updates the Port Control register by writing the correct duplex mode bit.
8.4
Backoff Algorithm Options
The GT-482xx implements the truncated exponential backoff algorithm defined by the 802.3 standard. Aggres-
siveness of the backoff algorithm used by all of the ports is controlled by the Limit4 pin or bit in the Global control
register. Limit4 controls the number of consecutive packet collisions that occur before the collision counter is reset.
When Limit4 is LOW, the GT-482xx resets the collision counter after 16 consecutive retransmit trials, restarts the
backoff algorithm, and continues to try to retransmit the frame. The retransmission is performed from the data
stored in the DRAM. In the case of a successful transmission, the GT-482xx is ready to transmit any other frames
queued in its transmit FIFO within the minimum IPG of the link.
相关PDF资料 |
PDF描述 |
|---|---|
| GT-48212 | Advanced Switched Ethernet Controllers for 10+10/100 BaseX(高级交换式 10+10/100 BaseX以太网控制器) |
| GT-64010A | System Controller with PCI Interface for R4XXX/ R5000 Family CPUs(带PCI接口用于R4XXX/ R5000 系列 CPUs的系统控制器) |
| GT-64012 | Secondary Cache Controller For the MIPS R4600/4650/4700/5000,(用于MIPS R4600/4650/4700/5000处理器的二级高速缓存控制器) |
| GT-64111 | System Controller for RC4640, RM523X and VR4300 CPUs(用于RC4640, RM523X和 VR4300 CPUs的系统控制器) |
| GT-96100A | Advanced Communication Controller That Handles a Wide Range of Serial Communication Protocols,such as Ethernet,Fast Ethernet,and HDLC(通信协议的高级通信协议（以太网、快速以太网、HDLC）控制器) |
相关代理商/技术参数 |
参数描述 |
|---|---|
| GT48212-A6-PBB1C000 | 制造商:Marvell 功能描述: |
| GT48212-A6-PBB-C000 | 制造商:Marvell 功能描述:12 PORT E + 2 PORT FE SWITCH (MANAGED) - Trays |
| GT48300-A1-BBE1C083 | 制造商:Marvell 功能描述:Marvell GT48300-A1-BBE1C083 |
| GT48300-A1-BBE-C000 | 制造商:Marvell 功能描述:Marvell GT48300-A1-BBE-C000 |
| GT48300-A1-BBE-C08 | 制造商:Marvell 功能描述:MVLGT48300-A1-BBE-C083 4 PORT 83MHZ G.LI |
发布紧急采购，3分钟左右您将得到回复。