参数资料
型号: HSP50210JI-52Z
厂商: Intersil
文件页数: 37/51页
文件大小: 0K
描述: IC DEMODULATOR COSTAS 84-PLCC
标准包装: 15
功能: 解调器
频率: 52MHz
RF 型: AM,FM
封装/外壳: 84-LCC(J 形引线)
包装: 管件
HSP50210
TABLE 27. FREQUENCY SWEEP/ AFC LOOP CONTROL REGISTER (Continued)
DESTINATION ADDRESS = 12
BIT
POSITION
8-5
4-0
FUNCTION
AFC Gain Mantissa
(Track)
AFC Gain Exponent
DESCRIPTION
Sets Frequency Error Gain. Format same as lead gain mantissa (see Table 25). Bit position 11 is the
MSB.
Sets Frequency Error Gain. Format same as lead gain exponent (see Table 25). Bit position 4 is the MSB.
(Track)
TABLE 28. CARRIER LAG ACCUMULATOR INITIALIZATION CONTROL REGISTER
DESTINATION ADDRESS = 13
BIT
POSITION
N/A
FUNCTION
Carrier Lag
Accumulator
Initialization
DESCRIPTION
Writing this address initializes the lag accumulator with the contents of the 4 Microprocessor Interface
Holding Registers at the start of the next Carrier Loop Filter Computation cycle. The contents of the
holding registers should not be changed until after the start of a new compute cycle, since the current
contents of the holding registers are loaded at the compute cycle start. The Microprocessor Interface can
be used to read an Internal Status Register which signals when the lag accumulator load is complete (see
“Microprocessor Interface” on page 27). The contents of the holding registers are loaded into the 32
MSBs of the lag accumulator and the 8 LSBs are zeroed.
It is good practice to load the LAG Accumulators at the very end of a configuration load sequence.
TABLE 29. SYMBOL TRACKING LOOP CONFIGURATION CONTROL REGISTER
DESTINATION ADDRESS = 14
BIT
POSITION
31-16
15-13
12-11
10-9
FUNCTION
Not Used
Reserved
Sampling Error Shift
Factor
Modulation Order
Select
37
DESCRIPTION
No programming required.
Reserved. Set to 0 for proper operation.
The sampling error shifter is provided to left shift the sampling error to full scale before input to the Symbol
Tracking Loop Filter. The magnitude of the sampling error varies with the number of symbol decision levels,
and a left shift of 1 to 4 places is provided as required by modulation order. Suggested settings are provided
in the following:
00 = x2 2 levels on each rail (BPSK, QPSK).
01 = x4 4 levels on each rail (8 PSK).
10 = x8 8 levels on each rail.
11 = x16 16 levels on each rail.
Note: Saturation is provided in case of overflow.
These bits set the threshold levels used by the symbol decision blocks in the Sampling Error detector. The
end-symbol samples on either the I or Q processing path are compared against the selected threshold set
to determine the expected symbol value used in calculating the transition midpoint. The threshold levels
can be set for up to 16ary signals on both the I and Q processing path. The decision thresholds are set as
as follows.
00 = 2ary signal (Use this setting for BPSK, QPSK, and OQPSK signals).
01 = 4ary signal.
10 = 8ary signal.
11 = 16ary signal.
The threshold levels are determined by equally dividing up the signal range by the order of the signal. For
example, a 2ary signal would divide the ~ 1.0 to -1.0 signal range by two forcing threshold at 0.0. A 4ary
signal would have thresholds at:
-0.5, 0, and +0.5.
FN3652.5
July 2, 2008
相关PDF资料
PDF描述
HSP50214BVIZ IC DOWNCONVERTER 14BIT 120-MQFP
HSP50216KIZ IC DOWNCONVERTER DGTL 4CH 196BGA
HSP50415VIZ IC MODULATOR PROGRAMABLE 100MQFP
HSSLS-CALBL-013 HEATSINK 48W SPOT OSRAM PREVALED
HSSLS-CALCL-005 HEATSINK 21W SPOT PHILIPS SLM
相关代理商/技术参数
参数描述
HSP50214 制造商:INTERSIL 制造商全称:Intersil Corporation 功能描述:Programmable Downconverter
HSP50214A 制造商:INTERSIL 制造商全称:Intersil Corporation 功能描述:Programmable Downconverter
HSP50214AVC 制造商:Rochester Electronics LLC 功能描述:- Bulk
HSP50214AVI 制造商:INTERSIL 制造商全称:Intersil Corporation 功能描述:Programmable Downconverter
HSP50214B 制造商:INTERSIL 制造商全称:Intersil Corporation 功能描述:Programmable Downconverter