参数资料
型号: HSP50210JI-52Z
厂商: Intersil
文件页数: 46/51页
文件大小: 0K
描述: IC DEMODULATOR COSTAS 84-PLCC
标准包装: 15
功能: 解调器
频率: 52MHz
RF 型: AM,FM
封装/外壳: 84-LCC(J 形引线)
包装: 管件
HSP50210
TABLE 45. INITIALIZE LOCK DETECTOR ( μ P CONTROL MODE) CONTROL REGISTER
DESTINATION ADDRESS = 30
BIT
POSITION
N/A
FUNCTION
Initialization of Lock
DESCRIPTION
Loading the address register with this destination address pre-loads all of the Lock Detector
Detector Accumulators Accumulators and resets the Integration Counters to restart the integration process. Note: A write to this
address only initializes the Lock Detector when it is in microprocessor control mode (see
Acquisition/Tracking Control Register; Table 38 on page 41).
TABLE 46. TEST CONFIGURATION CONTROL REGISTER
DESTINATION ADDRESS = 31
BIT
POSITION
31-16
15-6
5
4
FUNCTION
Not Used
Reserved
Initialize NCO
Zero Symbol Tracking
Loop Filter
Accumulator
DESCRIPTION
No programming required.
Set to 0 for proper operation.
This bit is used to zero the feed back in the NCO’s phase accumulator. This is useful in setting the output
of the NCO to a known value.
0 = Enable normal NCO operation.
1 = Zero phase accumulator feedback for test.
This bit is used to zero the lag accumulator in the Symbol Tracking Loop Filter.
0 = Enable normal loop filter operation.
1 = Zero Lag Accumulator.
3
Zero Carrier Loop Filter This bit is used to zero the lag accumulator in the Carrier Loop Filter.
Accumulator
0 = Enable normal loop filter operation.
1 = Zero Lag Accumulator.
2-0
Reserved
Set to 0 for proper operation.
TABLE 47. STATUS 6-0 SIGNAL DESCRIPTIONS
BIT
POSITION
6
5
4
3
2
1
0
FUNCTION
Carrier Lock
Acquisition/Track
indicator
Reserved
Frequency Sweep
Direction
High Power
Low Power
Data Ready Strobe
46
DESCRIPTION
0 = Lock Detector is not in locked state (Carrier Tracking Loop is not locked).
1 = Lock Detector has achieved the locked state (Carrier lock has been achieved).
0 = Tracking Parameters currently being used by Tracking Loops.
1 = Acquisition Parameters currently being used by Tracking Loops.
N/A.
This bit indicates the direction of the frequency sweep selected by the Frequency Sweep input to the lag
path of the Carrier Tracking Loop Filter (Defined for upper sideband signals).
0 = Up (Sweep increasing in frequency).
1 = Down (Sweep decreasing in frequency).
This bit is one clock cycle long and indicates when the AGC is at its lower limit (see “AGC” on page 10
and Table 17 on page 33).
0 = AGC above lower limit.
1 = AGC at lower limit.
This bit is one clock cycle long and indicates when the AGC is at its upper limit (see “AGC” on page 10
and Table 17 on page 33).
0 = AGC is at or below its upper limit.
1 = AGC is above its upper limit.
This bit pulses “High” for one CLK synchronous with a new signal output on OUTB6-0 (see Output
Selector Control Register: Table 43 on page 44). For example if the lower 4 bits of the Output Selector
Register are set to 0010 (BINARY), This bit will pulse active on the same CLK that new FE7-1 data is
output.
FN3652.5
July 2, 2008
相关PDF资料
PDF描述
HSP50214BVIZ IC DOWNCONVERTER 14BIT 120-MQFP
HSP50216KIZ IC DOWNCONVERTER DGTL 4CH 196BGA
HSP50415VIZ IC MODULATOR PROGRAMABLE 100MQFP
HSSLS-CALBL-013 HEATSINK 48W SPOT OSRAM PREVALED
HSSLS-CALCL-005 HEATSINK 21W SPOT PHILIPS SLM
相关代理商/技术参数
参数描述
HSP50214 制造商:INTERSIL 制造商全称:Intersil Corporation 功能描述:Programmable Downconverter
HSP50214A 制造商:INTERSIL 制造商全称:Intersil Corporation 功能描述:Programmable Downconverter
HSP50214AVC 制造商:Rochester Electronics LLC 功能描述:- Bulk
HSP50214AVI 制造商:INTERSIL 制造商全称:Intersil Corporation 功能描述:Programmable Downconverter
HSP50214B 制造商:INTERSIL 制造商全称:Intersil Corporation 功能描述:Programmable Downconverter