- 您现在的位置：买卖IC网 > PDF目录18822 > HSP50214BVCZ (Intersil)IC DOWNCONVERTER 14BIT 120-MQFP PDF资料下载
参数资料
| 型号： | HSP50214BVCZ |
| 厂商： | Intersil |
| 文件页数： | 14/62页 |
| 文件大小： | 0K |
| 描述： | IC DOWNCONVERTER 14BIT 120-MQFP |
| 标准包装： | 24 |
| 功能： | 降频器 |
| RF 型： | AMPS，CDMA，GSM，TDMA |
| 封装/外壳： | 120-BQFP |
| 包装： | 托盘 |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页当前第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页
HSP50214B
φ OFF = 2 π × ( PO ? 2
) ; ( – ( 2 ) ≤ PO ≤ ( 2 – 1 ) )
The phase of the Carrier NCO can be shifted by adding a 10-
bit phase offset to the MSB’s (modulo 360o) of the output of
the phase accumulator. This phase offset control has a
resolution of 0.35o and can be interpreted as two’s
complement from -180o to 180o ( - π to π ) or as binary from 0
to 360o ( 0 to 2 π ) . The phase offset is given by:
10 9 9
(EQ. 4)
( – 512 to 511 )
or, in terms of the parameter to be programmed:
synchronization of the phase accumulator starting phase of
multiple parts. It can also be used to reset the phase of the
NCO synchronous with a specific event.
The carrier offset frequency is loaded using the COF and
COFSYNC pins. Figure 13 details the timing relationship
between COF, COFSYNC and CLKIN. The offset frequency
word can be zeroed if it is not needed. Similarly, the
Sample Offset Frequency Register controlling the Re-
Sampler NCO is loaded via the SOF and SOFSYNC pins.
PO = INT [ ( 2
10
φ OFF ) ? 2 π ] HEX ; ( – π < φ OFF < π )
(EQ. 4A)
The procedure for loading data through the two pin NCO
interfaces is identical except that the timing of SOF and
SOFSYNC is relative to PROCCLK.
where PO is the 10-bit two’s complement value loaded into the
Phase Offset Register (Control Word 4, Bits 9-0). For example,
a value of 32 (decimal) loaded into the Phase Offset Register
would produce a phase offset of 11.25 o and a value of -512
would produce an offset of 180 o . The phase offset is loaded via
CLKIN
COFSYNC/
SOFSYNC
the microprocessor interface. See the Microprocessor Write
Section on instructions for writing Control Word 4.
COF/
SOF
MSB
LSB
MSB
The most significant 18-bits from the phase adder are used
NOTE:
Data must be loaded MSB first.
as the address a sin/cos lookup table. This lookup table
maps phase into sinusoidal amplitude. The sine and cosine
values have 18-bits of amplitude resolution. The spurious
components in the sine/cosine generation are at least
-102dBc. The sine and cosine samples are routed to the
mixer section where they are multiplied with the input
samples to translate the signal of interest to baseband.
The mixer multiplies the 14-bit input by the 18-bit quadrature
sinusoids. The mixer equations are:
FIGURE 13. SERIAL INPUT TIMING FOR COF AND SOF INPUTS
Each serial word has a programmable word width of either 8,
16, 24, or 32-bits (See Control Word 0, Bits 4 and 5, for the
Carrier NCO programming and Control Word 11, Bits 3 and
4, for Timing NCO programming). On the rising edge of the
clock, data on COF or SOF is clocked into an input shift
register. The beginning of a serial word is designated by
asserting either COFSYNC or SOFSYNC “high” one CLK
period prior to the first data bit.
I OUT = I IN × cos ( ω c )
Q OUT = I IN × sin ( ω c )
(EQ. 5)
(EQ. 5A)
The mixer output is rounded symmetrically to 15-bits.
To allow the frequency and phase of multiple parts to be
updated synchronously, two sets of registers are used for
latching the center frequency and phase offset words. The
32 ?
30
28
26
24 ?
22
20
18
16 ?
14
12
ASSERTION OF
COFSYNC, SOFSYNC
DATA TRANSFERRED
TO HOLDING REGISTER
offset phase and center frequency Control Words are first
loaded into holding registers. The contents of the holding
registers are transferred to active registers in one of two ways.
The first technique involves writing to a specific Control Word
10
8 ?
6
4
2
0
(8)
(16 )
(24) (32)
Address. A processor write to Control Word 5, transfers the
center frequency value to the active register while a processor
2
6
10 14 18 22 26 30 34 38 42 46 50 54
CLK TIMES
T D ? ?
write to Control Word 6 transfers the phase offset value to the
active register.
The second technique, designed for synchronizing updates to
multiple parts, uses the SYNCIN1 pin to update the active
registers. When Control Word 1, Bit 20 is set to 1, the SYNCIN1
pin causes both the center frequency and Phase Offset Holding
Registers to be transferred to active registers. Additionally,
when Control Word 0, Bit 0 is set to 1, the feedback in the
phase accumulator is zeroed when the transfer from the
holding to active register occurs. This feature provides
14
T D ? ?
T D ? ?
T D ? ?
? Serial word width can be: 8, 16, 24, 32 bits wide.
?? T D is determined by the COFSYNC, COFSYNC rate.
FIGURE 14. HOLDING REGISTERS LOAD SEQUENCE FOR
COF AND SOF SERIAL OFFSET FREQUENCY
DATA
NOTE: Serial Data must be loaded MSB first, and COFSYNC or
SOFSYNC should not be asserted for more than one
CLK cycle.
FN4450.4
May 1, 2007
相关PDF资料 |
PDF描述 |
|---|---|
| HMR2300-D21-232 | MAGNETOMETER RS232 W/CASE |
| V-16-4A5 | SWITCH MINI SPDT 16A PIN PLUNGER |
| HMR2300-D20-232 | MAGNETOMETER RS232 W/CASE |
| D2MV-1L-1C2 | BASIC SWITCH |
| HMR2300-D00-232 | MAGNETOMETER RS232 |
相关代理商/技术参数 |
参数描述 |
|---|---|
| HSP50214BVI | 功能描述:上下转换器 120L MQFP INDTEMP 14-BIT PROGRAMMABLE DOWNCONVERTER 65MSPS RoHS:否 制造商:Texas Instruments 产品:Down Converters 射频:52 MHz to 78 MHz 中频:300 MHz LO频率: 功率增益: P1dB: 工作电源电压:1.8 V, 3.3 V 工作电源电流:120 mA 最大功率耗散:1 W 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:PQFP-128 |
| HSP50214BVIZ | 功能描述:上下转换器 120L MQFP INDTEMP 14-BIT PROG DWNCNVRT RoHS:否 制造商:Texas Instruments 产品:Down Converters 射频:52 MHz to 78 MHz 中频:300 MHz LO频率: 功率增益: P1dB: 工作电源电压:1.8 V, 3.3 V 工作电源电流:120 mA 最大功率耗散:1 W 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:PQFP-128 |
| HSP50214VC | 制造商:Rochester Electronics LLC 功能描述:- Bulk |
| HSP50214VI | 制造商:Rochester Electronics LLC 功能描述:- Bulk |
| HSP50215 | 制造商:INTERSIL 制造商全称:Intersil Corporation 功能描述:DSP Modulator Evaluation Board |
发布紧急采购，3分钟左右您将得到回复。