- 您现在的位置：买卖IC网 > PDF目录18822 > HSP50214BVCZ (Intersil)IC DOWNCONVERTER 14BIT 120-MQFP PDF资料下载
参数资料
| 型号： | HSP50214BVCZ |
| 厂商： | Intersil |
| 文件页数： | 15/62页 |
| 文件大小： | 0K |
| 描述： | IC DOWNCONVERTER 14BIT 120-MQFP |
| 标准包装： | 24 |
| 功能： | 降频器 |
| RF 型： | AMPS，CDMA，GSM，TDMA |
| 封装/外壳： | 120-BQFP |
| 包装： | 托盘 |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页当前第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页
HSP50214B
NOTE: COF loading and timing is relative to CLKIN while SOF
loading and timing is relative to PROCCLK.
NOTE: T D can be 0, and the fastest rate is with 8-bit word width.
The assertion of the COFSYNC (or SOFSYNC) starts a count
down from the programmed word width. On following CLKs,
data is shifted into the register until the specified number of
bits have been input. At this point the contents of the register
are transferred from the Shift Register to the respective 32-bit
Holding Register. The Shift Register can accept new data on
the following CLK. If the serial input word is defined to be less
than 32-bits, it will be transferred to the MSBs of the 32-bit
15
14
13
12
11
10
9
8
7
6
5
4
3
8-BIT INPUT
10-BIT INPUT
12-BIT INPUT
14-BIT INPUT
ALLOWABLE CIC SHIFT
GAINS ARE BELOW THE
CURVES
Holding Register and the LSBs of the Holding Register will be
zeroed. See Figure 14 for details.
2
1
0
4
8
12 16 20 24 28 32 36 40 44 48 52 56 60 64
CIC Decimation Filter
The mixer output may be filtered with the CIC filter or it may
be routed directly to the halfband filters. The CIC filter is used
to reduce the sample rate of a wideband signal to a rate that
the halfbands and programmable filters can process, given
the maximum computation speed of PROCCLK. (See
Halfband and FIR Filter Sections for techniques to calculate
this value).
Prior to the CIC filter, the output of the mixer goes through a
DECIMATION (R)
FIGURE 15. CIC SHIFT GAIN VALUES
The decimation factor of the CIC filter is programmed in
Control Word 0, Bits 12 - 7. The CIC Shift Gain is programmed
in Control Word 0, Bits 16-13. The CIC Bypass is set in
Control Word 0, Bit 6. When bypassing the CIC filter, the ENI
signal must be de-asserted between samples, i.e., the CLKIN
rate must be ≥ 2 ? f S .
TABLE 3. GAIN ADJUST CONTROL AND CIC DECIMATION
barrel shifter. The shifter is used to adjust the gain in 6dB
Δ GAIN VALUE
MAX. CIC
steps to compensate for the variation in CIC filter gain with
decimation. (See Equation 6). Fine gain adjustments must
(dB)
0
GAIN ADJ(2:0)
000
DECIMATION
32
be done in the AGC Section. The shifter is controlled by the
sum of a 4-bit CIC Shift Gain word from the microprocessor
and a 3-bit gain word from the GAINADJ(2:0) pins. The three
bit value is pipelined to match the delay of the input samples.
6
12
18
001
010
011
27
24
21
The sum of the 3 and 4-bit shift gain words saturates at a
value of 15. Table 1 details the permissible values for the
GAINADJ(2:0) barrel shifter control, while Figure 15 shows
the permissible CIC Shift Gain values.
The CIC filter structure for the HSP50214B is fifth order; that
24
30
36
42
100
101
110
111
18
16
12
10
is it has five integrator/comb pairs. A fifth order CIC has
84dB of alias attenuation for output frequencies below 1/8
the CIC output sample rate.
CIC Gain Calculations
The gain through the CIC filter increases with increased
decimation. The programmable barrel shifter that precedes
the first integrator in the CIC is used to offset this variation.
Gain variations due to decimation should be offset using the
4-bit CIC Shift Gain word. This allows the input signal level to
be adjusted in 6dB steps to control the CIC output level.
The gain at each stage of the CIC is:
N
k = R ,
(EQ. 6)
where R is the decimation factor and N is the number of stages.
The input to the CIC from the mixer is 15-bits, and the bit widths
of the accumulators for the five stages in the HSP50214B are
40, 36, 32, 32, and 32, as shown in Figure 16. This limits the
maximum decimation in the CIC to 32 for a full scale input.
If R is 32, the gain through all five integrator stages is 32 5 = 2 25 .
(The gain through the last four CIC stages is 2 20 , through the
15
FN4450.4
May 1, 2007
相关PDF资料 |
PDF描述 |
|---|---|
| HMR2300-D21-232 | MAGNETOMETER RS232 W/CASE |
| V-16-4A5 | SWITCH MINI SPDT 16A PIN PLUNGER |
| HMR2300-D20-232 | MAGNETOMETER RS232 W/CASE |
| D2MV-1L-1C2 | BASIC SWITCH |
| HMR2300-D00-232 | MAGNETOMETER RS232 |
相关代理商/技术参数 |
参数描述 |
|---|---|
| HSP50214BVI | 功能描述:上下转换器 120L MQFP INDTEMP 14-BIT PROGRAMMABLE DOWNCONVERTER 65MSPS RoHS:否 制造商:Texas Instruments 产品:Down Converters 射频:52 MHz to 78 MHz 中频:300 MHz LO频率: 功率增益: P1dB: 工作电源电压:1.8 V, 3.3 V 工作电源电流:120 mA 最大功率耗散:1 W 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:PQFP-128 |
| HSP50214BVIZ | 功能描述:上下转换器 120L MQFP INDTEMP 14-BIT PROG DWNCNVRT RoHS:否 制造商:Texas Instruments 产品:Down Converters 射频:52 MHz to 78 MHz 中频:300 MHz LO频率: 功率增益: P1dB: 工作电源电压:1.8 V, 3.3 V 工作电源电流:120 mA 最大功率耗散:1 W 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:PQFP-128 |
| HSP50214VC | 制造商:Rochester Electronics LLC 功能描述:- Bulk |
| HSP50214VI | 制造商:Rochester Electronics LLC 功能描述:- Bulk |
| HSP50215 | 制造商:INTERSIL 制造商全称:Intersil Corporation 功能描述:DSP Modulator Evaluation Board |
发布紧急采购，3分钟左右您将得到回复。