- 您现在的位置：买卖IC网 > PDF目录18822 > HSP50214BVCZ (Intersil)IC DOWNCONVERTER 14BIT 120-MQFP PDF资料下载
参数资料
| 型号： | HSP50214BVCZ |
| 厂商： | Intersil |
| 文件页数： | 56/62页 |
| 文件大小： | 0K |
| 描述： | IC DOWNCONVERTER 14BIT 120-MQFP |
| 标准包装： | 24 |
| 功能： | 降频器 |
| RF 型： | AMPS，CDMA，GSM，TDMA |
| 封装/外壳： | 120-BQFP |
| 包装： | 托盘 |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页当前第56页第57页第58页第59页第60页第61页第62页
HSP50214B
CONTROL WORD 26: LOAD AGC GAIN (SYNCHRONIZED TO PROCCLK)
BIT
POSITION
(15:12)
(11:5)
(5:0)
FUNCTION
eeee - AGC Exponent
mmmmmmm - AGC Mantissa
000000 - Not Used
DESCRIPTION
AGC LOAD. Writing to this location generates a strobe to load the AGC loop accumulator with bits
(15:5) to the master registers. These bits are loaded into the MSBs of the AGC loop filter accumulator.
Bits 15:12 are the exponent associated with the AGC gain shifter, while bits 11:5 are the mantissa
associated with the AGC multiplier. The weighting of the AGC mantissa is 01.mmmmmmm. When
considering Figure 23, the AGC Block Diagram, note the mux between the Register and the Limiter
in the AGC Loop filter. The AGC LOAD controls the mux. Normally the mux would select the limiter
output. When the AGC LOAD is asserted via the write command, the mux selects the Write Master
Registers for data input See Table 20, Figure 45 and the associated text of the data sheet for an
explanation of how data is loaded into the Master Registers for use internal to the part. Note that for
the AGC LOAD only the lower 16-bits require data be valid to ensure a proper write of an AGC Value
that will be loaded on write to CONTROL WORD 26.
CONTROL WORD 27: TEST REGISTER (SYNCHRONIZED TO CLKIN)
BIT
POSITION
31-25
24
23
22
21
20
19 - 18
17
16
15
14
13
12-0
FUNCTION
Reserved
RAM Test Enable
Input Level Detector
Counter Preload
Select
SYNCIN1 Reset
Control
Timing Error Input
Select
Timing NCO Reset
Control Select
Discriminator FIR
Input
Input Level Detector
Integration Start
Select
AGC Average
Control
AGC Clear Inhibit
Q Input to Coordinate
Converter (see bits 19
- 15)
Coordinate Converter
Input
Reserved
56
DESCRIPTION
A fixed value of 0000 000 is loaded here for normal operation.
0 = Normal Operation; 1 = RAM Test Enabled. The B Version includes test circuitry for the ROM and RAM
blocks that was not present in the original release part. This circuitry must be disabled before loading the
coefficient RAM’s. This is done by setting bit 24 to zero.
Because the HSP50214 did not require a “write” to Control Word 27 and the HSP50214B does
require that Control Word 27, Bit 24 be set to zero for normal operation, software that was written
for the HSP50214 will require modification to work properly with the HSP50214B.
0 = The two LSB’s of the interpolation period preload are set to zero.
1 = The two LSB’s of the interpolation period preload are set to one.
0: SYNCIN1 causes only front end reset.
1: SYNCIN1 causes front end and back end resets.
0 = Operates as HSP50214.
1 = Corrects an error in the 4 LSB’s.
0 = Backend reset will not clear the timing NCO phase accumulator feedback.
1 = Backend reset clears the timing NCO phase accumulator.
00 = 18-bits of delayed and subtracted (optionally shifted) phase.
01 = 18-bits of magnitude from coordinate converter.
1X = 18-bits of resampler/halfband filer I output.
0 = No external sync control of input end detector start/restart of integration period.
1 = SYNCIN causes the input level detector to start/restart its integration period.
0: AGC settles to mean.
1: AGC settles to median.
When set to zero, this bit will clear the AGC loop filter accumulator on a SYNCIN2 assertion or a WRITE
to CW25.
When set to a one, a WRITE to CW25 will not clear the AGC loop filter accumulator.
0 = I and Q enabled to coordinate converter.
I = Q input to coordinate converter is zeroed.
0 = The Resampler HB filter output is routed to coordinate converter.
1 = The output of 255 tap FIR is routed to coordinate converter.
A fixed value 0 0010 0111 1000 [0278]hex is loaded here for normal operation.
A fixed value 0 0010 0111 1010 [027A]hex is loaded here for setting the Sin/Cos Generator outputs to
7FFF.
FN4450.4
May 1, 2007
相关PDF资料 |
PDF描述 |
|---|---|
| HMR2300-D21-232 | MAGNETOMETER RS232 W/CASE |
| V-16-4A5 | SWITCH MINI SPDT 16A PIN PLUNGER |
| HMR2300-D20-232 | MAGNETOMETER RS232 W/CASE |
| D2MV-1L-1C2 | BASIC SWITCH |
| HMR2300-D00-232 | MAGNETOMETER RS232 |
相关代理商/技术参数 |
参数描述 |
|---|---|
| HSP50214BVI | 功能描述:上下转换器 120L MQFP INDTEMP 14-BIT PROGRAMMABLE DOWNCONVERTER 65MSPS RoHS:否 制造商:Texas Instruments 产品:Down Converters 射频:52 MHz to 78 MHz 中频:300 MHz LO频率: 功率增益: P1dB: 工作电源电压:1.8 V, 3.3 V 工作电源电流:120 mA 最大功率耗散:1 W 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:PQFP-128 |
| HSP50214BVIZ | 功能描述:上下转换器 120L MQFP INDTEMP 14-BIT PROG DWNCNVRT RoHS:否 制造商:Texas Instruments 产品:Down Converters 射频:52 MHz to 78 MHz 中频:300 MHz LO频率: 功率增益: P1dB: 工作电源电压:1.8 V, 3.3 V 工作电源电流:120 mA 最大功率耗散:1 W 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:PQFP-128 |
| HSP50214VC | 制造商:Rochester Electronics LLC 功能描述:- Bulk |
| HSP50214VI | 制造商:Rochester Electronics LLC 功能描述:- Bulk |
| HSP50215 | 制造商:INTERSIL 制造商全称:Intersil Corporation 功能描述:DSP Modulator Evaluation Board |
发布紧急采购，3分钟左右您将得到回复。