- 您现在的位置：买卖IC网 > PDF目录18822 > HSP50214BVCZ (Intersil)IC DOWNCONVERTER 14BIT 120-MQFP PDF资料下载
参数资料
| 型号： | HSP50214BVCZ |
| 厂商： | Intersil |
| 文件页数： | 39/62页 |
| 文件大小： | 0K |
| 描述： | IC DOWNCONVERTER 14BIT 120-MQFP |
| 标准包装： | 24 |
| 功能： | 降频器 |
| RF 型： | AMPS，CDMA，GSM，TDMA |
| 封装/外壳： | 120-BQFP |
| 包装： | 托盘 |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页当前第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页
HSP50214B
Figure 37 shows the interface between a 16-bit
microprocessor (or other baseband processing engine) and
the Buffer RAM Output Section of the Programmable Down
INTRRP
8 CLKS
> 4 CLKS
Converter, configured for data output via the parallel outputs
AOUT and BOUT. In the 16-bit microprocessor interface
configuration, the Buffer RAM pointer is incremented when
OEAL,
OEBL
the μ Processor reads address SEL(2:0) = 7 and OEBL = 0.
After reset, the FIFO must be incremented to read the first
SEL(0:2)
AOUT(7:0),
0
I
1
Q
4
FR
7
0
I
1
Q
sample set. This is because the RAM read and write pointers
BOUT(7:0)
cannot point to the same address. Thus, the FIFO pointer
must move to the next address before reading the next set of
data (I, Q, |r|, φ , and f ) samples. 4 PROCCLK cycles are
required after an increment before reading can resume. The
PROCCLK
1 2 3 4 5 6 7 8
1 2 3 4
FIFO write pointer is reset to zero (the first data sample) when
Control Word 22 is written to via the 8-bit microprocessor
interface. See the Microprocessor Read Section for more
detail on how to obtain the Buffer RAM output with this
technique. Figure 39 shows the timing diagram required for
parallel output operations. In this diagram, only the I, Q and
Frequency data are taken from each sample before
incrementing to the next sample. Figure 39 assumes that the
pointer has already been incremented into a sample.
NOTE: For the very first sample read, the pointer must be
incremented first and 4 PROCCLKs must pass before
this sample can be read.
Figure 38 shows INTRRP going low before the FIFO is read.
The FIFO can be read before the number of samples
reaches the INTRRP pointer. The number of samples in the
FIFO must be monitored by the user via a status read.
FIGURE 39. TIMING DIAGRAM FOR PDC IN FIFO MODE WITH
OUTPUTS I, Q, AND FREQUENCY SENT TO
AOUT(7:0) AND BOUT(7:0)
Suppose the depth of the Buffer RAM Output Section is
programmed for an INTRRP pointer depth of 4. If the output
is at 4 times the baud rate, the processing routine for the
microprocessor may only need to read the buffer when the
Buffer RAM had 4 samples since processing is usually on a
baud by baud basis.
Figure 39 illustrates the conceptual view of the FIFO as a
circular buffer, with the Write address one step ahead of the
Read Address.
Figure 40A deals with clockwise read and write address
incrementing. The FIFO depth is the difference between the
Write and Read pointers, modulo 8. Figure 40B illustrates a
FIFO status of Full, while Figure 40C illustrates a FIFO
empty status condition. Figure 40D illustrates a programmed
PDC
INTRRP
OEAL
AOUT(7:0)
OEBL
BOUT(7:0)
SEL(2:0)
INT
RD
D(15:8)
16-BIT
μ P
D(7:0)
A(2:0)
FIFO depth of 3 and the INTRRP signal indicating that the
buffer has sufficient data to be read.
Following some simple rules for operating the FIFO will
eliminate most operational errors:
Rule #1: The Read and Write Pointers cannot point at the
same address (the circuitry will not allow this).
Rule #2: The FIFO is full when the Write Address = Read
Address -1 (no more data will be written until some samples
are read or the FIFO is reset).
Rule #3: The FIFO is empty when the Read Address =
FIGURE 38. INTERFACE BETWEEN A 16-BIT
MICROPROCESSOR AND PDC IN FIFO BUFFER
39
(Write Address -1) (the circuitry will not allow the read
pointer to be incremented).
Rule #4: You cannot write over what you have not read.
Rule #5: RESET places the Write address pointer = 000 and
Read address pointer = 111.
Rule #6: The best addressing scheme is to read the FIFO
until it is empty. This avoids erroneous INTRRP assertions
and provides for simple FIFO depth monitoring. The interrupt
is generated when the depth increments past the threshold.
FN4450.4
May 1, 2007
相关PDF资料 |
PDF描述 |
|---|---|
| HMR2300-D21-232 | MAGNETOMETER RS232 W/CASE |
| V-16-4A5 | SWITCH MINI SPDT 16A PIN PLUNGER |
| HMR2300-D20-232 | MAGNETOMETER RS232 W/CASE |
| D2MV-1L-1C2 | BASIC SWITCH |
| HMR2300-D00-232 | MAGNETOMETER RS232 |
相关代理商/技术参数 |
参数描述 |
|---|---|
| HSP50214BVI | 功能描述:上下转换器 120L MQFP INDTEMP 14-BIT PROGRAMMABLE DOWNCONVERTER 65MSPS RoHS:否 制造商:Texas Instruments 产品:Down Converters 射频:52 MHz to 78 MHz 中频:300 MHz LO频率: 功率增益: P1dB: 工作电源电压:1.8 V, 3.3 V 工作电源电流:120 mA 最大功率耗散:1 W 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:PQFP-128 |
| HSP50214BVIZ | 功能描述:上下转换器 120L MQFP INDTEMP 14-BIT PROG DWNCNVRT RoHS:否 制造商:Texas Instruments 产品:Down Converters 射频:52 MHz to 78 MHz 中频:300 MHz LO频率: 功率增益: P1dB: 工作电源电压:1.8 V, 3.3 V 工作电源电流:120 mA 最大功率耗散:1 W 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:PQFP-128 |
| HSP50214VC | 制造商:Rochester Electronics LLC 功能描述:- Bulk |
| HSP50214VI | 制造商:Rochester Electronics LLC 功能描述:- Bulk |
| HSP50215 | 制造商:INTERSIL 制造商全称:Intersil Corporation 功能描述:DSP Modulator Evaluation Board |
发布紧急采购，3分钟左右您将得到回复。