- 您现在的位置：买卖IC网 > PDF目录18822 > HSP50214BVCZ (Intersil)IC DOWNCONVERTER 14BIT 120-MQFP PDF资料下载
参数资料
| 型号： | HSP50214BVCZ |
| 厂商： | Intersil |
| 文件页数： | 31/62页 |
| 文件大小： | 0K |
| 描述： | IC DOWNCONVERTER 14BIT 120-MQFP |
| 标准包装： | 24 |
| 功能： | 降频器 |
| RF 型： | AMPS，CDMA，GSM，TDMA |
| 封装/外壳： | 120-BQFP |
| 包装： | 托盘 |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页当前第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页
HSP50214B
One caveat to selecting the FIR outputs to be routed directly
to the coordinate converter is that because the I/Q samples
for the coordinate conversion are chosen from before the
resampler, the magnitude and phase samples will not align
with the I/Q samples, if the resampler or interpolation
halfband filters are used.
This optional signal routing mode was intended for FM or for
burst PSK where a fixed decimation can be used. It is also
applicable when resampling or timing adjustments on the
demodulated samples are done in a processor following
PDC.
The magnitude resolution may suffer because there is no
gain adjustment before computing the magnitude. If the
signal is < - 90dBFS, it will be below the LSB of the
where D is the discriminator delay defined in Equation 21
(1 < D < 8), f SAMPOUT is the Discriminator FIR filter output
sample rate and CW is the desired center frequency. When
the phase multiplier is set to a value other than 2 0 , the
discriminator range is reduced proportionally. The phase
multiplier can be 1, 2, 4 or 8 (2 0 to 2 3 ). Thus, a multiply of 2 1
reduces the range by 2, a multiply of 2 2 reduces the range
by 4, and a multiply of 2 3 reduces the range by 8.
The FIR filter can be configured with up to 63 symmetric taps
and up to 32 asymmetric taps. In the symmetric mode, the
FIR can be configured for even or odd symmetry, as well as
with an even or odd number of filter taps. Decimation is
provided to allow more processing time for longer (i.e., more
taps) filter structures.
magnitude output.
PHASE INPUT
The enable signal for gating data into the coordinate
converter is either the AGC data ready signal or the
resampler data ready signal. If the resampler is bypassed,
the AGC data ready signal is used and there is a delay of 6
PHASE MULTIPLIER
?
clock cycles between the FIR data being ready and the
coordinate converter block sampling it. If the resampler is
DISCRIMINATOR DELAY
DISCRIMINATOR EN
?
?
DELAY
(1-8)
enabled, its data ready signal will be delayed by 6 clocks (for
the AGC) plus the compute delay of the resampler block.
-
+
+
This may cause the I/Q to |r|/ θ output sample alignment to
shift with decimation. For this reason, it is recommended that
the resampler/halfband filter block be bypassed when using
this new data path.
FIR COEFFICIENTS
DISC. FIR DECIMATION
FIR SYMMETRY TYPE
FIR SYMMETRY
FIR TAPS
?
?
?
?
?
63-TAP
FIR
FILTER
To select the output of the 255 tap programmable FIR filter to
be routed to the coordinate converter, set Control Word 27,
Bit 13 to a logic one. For routing as in the HSP50214, set
? Controlled via microprocessor interface.
FREQ(15:0)
(2’s COMPLEMENT)
Control Word 27, Bit 13 to a logic zero.
FIGURE 29. FREQUENCY DISCRIMINATOR BLOCK DIAGRAM
Frequency Discriminator
The discriminator block delays phase from the Cartesian to
Polar Section and subtracts it from the latest sample. This
delay and subtract can be modeled as a programmable
delay comb filter. The output of the filter is d θ /dt, or
frequency. The transfer function of the discriminator is
set by
The HSP50214B offers an expanded choice of signals to be
filtered by the discriminator FIR. The choices are:
1) 18-bits of delayed, and subtracted (and optionally shifted)
phase. This is the Discriminator FIR filter input found in the
HSP50214.
H ( z ) = 1 – Z
– D
(EQ. 21)
2) 18-bits of magnitude from the coordinate converter block.
This was added to provide for post-detection filtering of AM
signals.
where D is the programmable discriminator delay expressed
in number of sample clock delays. The discriminator output
frequency is then filtered with a programmable FIR filter. The
Block Diagram of the Frequency Discriminator is shown in
Figure 29.
The range of delay in the discriminator is from 1 to 8
samples. Modulo 2 π subtraction eliminates rollover problems
in the subtraction at 2 π . The alias free discriminator
frequency range is given by:
3) 18-bits from the I output of the resampler/interpolation
halfband filter block. This was added to provide for
processing of SSB signals.
The shift, delay, and subtract functions are bypassed for
items (2) and (3).
In addition to the FIR input selections, the Q input to the
coordinate converter block can be zeroed so that the
magnitude output is the magnitude of I only. Again this was
Range FREQDISC = CW ± F SAMPOUT ? ( D + 1 ) ;
31
(EQ. 22)
added to provide for processing SSB signals.
FN4450.4
May 1, 2007
相关PDF资料 |
PDF描述 |
|---|---|
| HMR2300-D21-232 | MAGNETOMETER RS232 W/CASE |
| V-16-4A5 | SWITCH MINI SPDT 16A PIN PLUNGER |
| HMR2300-D20-232 | MAGNETOMETER RS232 W/CASE |
| D2MV-1L-1C2 | BASIC SWITCH |
| HMR2300-D00-232 | MAGNETOMETER RS232 |
相关代理商/技术参数 |
参数描述 |
|---|---|
| HSP50214BVI | 功能描述:上下转换器 120L MQFP INDTEMP 14-BIT PROGRAMMABLE DOWNCONVERTER 65MSPS RoHS:否 制造商:Texas Instruments 产品:Down Converters 射频:52 MHz to 78 MHz 中频:300 MHz LO频率: 功率增益: P1dB: 工作电源电压:1.8 V, 3.3 V 工作电源电流:120 mA 最大功率耗散:1 W 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:PQFP-128 |
| HSP50214BVIZ | 功能描述:上下转换器 120L MQFP INDTEMP 14-BIT PROG DWNCNVRT RoHS:否 制造商:Texas Instruments 产品:Down Converters 射频:52 MHz to 78 MHz 中频:300 MHz LO频率: 功率增益: P1dB: 工作电源电压:1.8 V, 3.3 V 工作电源电流:120 mA 最大功率耗散:1 W 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:PQFP-128 |
| HSP50214VC | 制造商:Rochester Electronics LLC 功能描述:- Bulk |
| HSP50214VI | 制造商:Rochester Electronics LLC 功能描述:- Bulk |
| HSP50215 | 制造商:INTERSIL 制造商全称:Intersil Corporation 功能描述:DSP Modulator Evaluation Board |
发布紧急采购，3分钟左右您将得到回复。