参数资料
型号: HSP50214BVIZ
厂商: Intersil
文件页数: 10/62页
文件大小: 0K
描述: IC DOWNCONVERTER 14BIT 120-MQFP
标准包装: 24
功能: 降频器
RF 型: AMPS,CDMA,GSM,TDMA
封装/外壳: 120-BQFP
包装: 托盘
HSP50214B
See Figures 4 to 7 for an interpolated input example,
detailing the associated spectral results.
Interpolation Example:
The specifications for the interpolated input example are:
CLKIN = 40MHz
Input Sample Rate = 5MSPS
PROCCLK = 28MHz
Interpolate by 8, Decimate by 10
Desired 85dB dynamic range output bandwidth = 500kHz
Input Level Detector
The Input Level Detector Section measures the average
magnitude error at the PDC input for the microprocessor by
comparing the input level against a programmable
programmed via the microprocessor interface, as shown in
Figure 9. The bit weighting of the data path through the
input threshold detector is shown in Figure 10. The
threshold is a signed number, so it should be set to the
inverse of the desired input level. The threshold can be set
to zero if the average input level is desired instead of the
error. The sum of the threshold and the absolute value of
the input is accumulated in a 32-bit accumulator. The
accumulator can handle up to 2 18 samples without
overflow. The integration time is controlled by an 18-bit
counter. The integration counter preload (ICPrel) is
programmed via the microprocessor interface through
Control Word 1. Only the upper 16-bits are programmable.
The 2 LSBs are always zero. Control Word 1, Bits 29-14
are programmed to:
threshold and then integrating the result. It is intended to
provide a gain error for use in an AGC loop with either the
ICPrel = ( N ) ? 4 + 1
(EQ. 1)
RF/IF or A/D converter stages (see Figure 8). The AGC
loop includes Input Level Detector, the microprocessor and
an external gain control amplifier (or attenuator). The input
where N is the desired integration period, defined as the
number of input samples to be integrated. N must be a
multiple of 4: [0, 4, 8, 12, 16 .... , 2 18 ].
samples are rectified and added to a threshold
INPUT LEVEL DETECTOR ?
STATUS (0) ?
INPUT_THRESH ?
LEVEL
DETECT
INTG_MODE
?
INTG_INTEVAL
?
IN(13:0)
14
14
18
15
15
18
INPUT
FORMAT ?
NCO ? ?
4
BYPASS
?
EN
LIMIT
GAINADJ(2:0)
DELAY 3
3
ENI
CONTROL WORD 0
CONTROL WORD 1
CLKIN
INTERP
?
CONTROL
LOGIC
DELAY 3
INPUT_MODE ?
INPUT_FMT ?
INPUT_THRESH ?
INTG_MODE ?
INTG_INTEVAL ?
4
? Controlled via microprocessor interface.
? ? See NCO Section for more details.
FIGURE 3. BLOCK DIAGRAM OF THE INPUT SECTION
BYPASS
PROCCLK = 28MHz
FILTER
CIC
5MHz
MIN. R = 4
CLKIN = 5MHz
HB/FIR FILTER
MAX. f S = 4MHz
(EXCEEDED IN
BYPASS PATH)
500kHz = 85dB
BANDWIDTH
(NOT ACHIEVED
WITH CIC FILTER
PATH)
↑ 8 (0 STUFF) = 40MHz
4MHz
Without Interpolation, the CIC bypass path exceeds the HB/FIR filter
input sample rate and the CIC filter path will not yield the desired
5MHz
CIC FILTER
R = ↓ 10
HB/FIR FILTER
500kHz = 85dB
BANDWIDTH
85dB dynamic range band width of 500kHz.
FIGURE 4. STATEMENT OF THE PROBLEM
10
CLKIN = 40MHz
FIGURE 5. BLOCK DIAGRAM OF THE INTERPOLATION
APPROACH
FN4450.4
May 1, 2007
相关PDF资料
PDF描述
HSP50216KIZ IC DOWNCONVERTER DGTL 4CH 196BGA
HSP50415VIZ IC MODULATOR PROGRAMABLE 100MQFP
HSSLS-CALBL-013 HEATSINK 48W SPOT OSRAM PREVALED
HSSLS-CALCL-005 HEATSINK 21W SPOT PHILIPS SLM
HSSLS-CALCL-013 HEATSINK 48W DOWNLIGHT 140
相关代理商/技术参数
参数描述
HSP50214VC 制造商:Rochester Electronics LLC 功能描述:- Bulk
HSP50214VI 制造商:Rochester Electronics LLC 功能描述:- Bulk
HSP50215 制造商:INTERSIL 制造商全称:Intersil Corporation 功能描述:DSP Modulator Evaluation Board
HSP50215EVAL 制造商:INTERSIL 制造商全称:Intersil Corporation 功能描述:DSP Modulator Evaluation Board
HSP50215VC 制造商:INTERSIL 制造商全称:Intersil Corporation 功能描述:Digital UpConverter