- 您现在的位置：买卖IC网 > Datasheet目录441 > HSP50214BVIZ (Intersil)IC DOWNCONVERTER 14BIT 120-MQFP Datasheet资料下载
参数资料
| 型号： | HSP50214BVIZ |
| 厂商： | Intersil |
| 文件页数： | 30/62页 |
| 文件大小： | 0K |
| 描述： | IC DOWNCONVERTER 14BIT 120-MQFP |
| 标准包装： | 24 |
| 功能： | 降频器 |
| RF 型： | AMPS，CDMA，GSM，TDMA |
| 封装/外壳： | 120-BQFP |
| 包装： | 托盘 |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页当前第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页
HSP50214B
Cartesian to Polar Converter
The Cartesian to Polar converter computes the magnitude
and phase of the I/Q vector. The I and Q inputs are 18 bits.
The converter phase output is 18-bits (truncated) with the 16
MSB’s routed to the output formatter and all 18-bits routed to
the frequency discriminator. The 16-bit output phase can be
interpreted either as two’s complement (-0.5 to
approximately 0.5) or unsigned (0.0 to approximately 1.0),
as shown in Figure 28. The phase conversion gain is 1/2 π .
The phase resolution is 16-bits. The 16-bit magnitude is
unsigned binary format with a range from 0 to 2.32. The
magnitude conversion gain is 1.64676. The magnitude
resolution is 16 bits. The MSB is always zero.
The magnitude and phase computation requires 17 clocks
for full precision. At the end of the 17 clocks, the magnitude
and phase are latched into a register to be held for the next
stage, either the output formatter or frequency discriminator.
If a new input sample arrives before the end of the 17 cycles,
the results of the computations up until that time, are
latched. This latching means that an increase in speed
causes only a decrease in resolution. Table 12 details the
exact resolution that can be obtained with a fixed number of
clock cycles up to the required 17. The input magnitude and
phase errors induced by normal SNR values will almost
always be worse than the Cartesian to Polar conversion.
TABLE 12. MAG/PHASE ACCURACY vs CLOCK CYCLES
Table 11 details the phase and magnitude weighting for the
MAGNITUDE
PHASE
PHASE
16-bits output from the PDC.
TABLE 11. MAG/PHASE BIT WEIGHTING
BIT MAGNITUDE PHASE ( o )
CLOCKS
6
ERROR
(% f S )
0.065
ERROR
(DEG.) ?
3.5
ERROR
(% f S )
2
15 (MSB)
2 2 (Always 0)
180
7
0.016
1.8
1
8
0.004
0.9
0.5
14
13
12
11
10
9
8
7
6
2 1
2 0
2 -1
2 -2
2 -3
2 -4
2 -5
2 -6
2 -7
90
45
22.5
11.25
5.625
2.8125
1.40625
0.703125
0.3515625
9
10
11
12
13
14
15
16
17
<0.004
<0.004
<0.004
<0.004
<0.004
<0.004
<0.004
<0.004
<0.004
0.45
0.22
0.11
0.056
0.028
0.014
0.007
0.0035
0.00175
0.25
0.12
0.062
0.03
0.016
0.008
0.004
0.002
0.001
5
4
3
2
1
0 (LSB)
2 -8
2 -9
2 -10
2 -11
2 -12
2 -13
0.17578125
0.087890625
0.043945312
0.021972656
0.010986328
0.005483164
? Assumes ± 180 o = f S .
In the HSP50214, the input to the coordinate converter I/Q to
|r|/ θ) block is 18-bits. If the signal range is large and the AGC
is not used, the quantization noise can become a
contributing factor in the phase and frequency computations.
For example, if the signal range is 84dB and the maximum
signal is set at full scale, the minimum signal would have
only 4-bits each for I and Q.
In the HSP50214B, an additional data path option was
+ π /2
4000 3ff f
π /2
4000
3fff
added that allows the output of the 255 tap programmable
FIR filter to be routed directly to the coordinate converter.
Q
Q
Rather than having to select only 18-bits out of the available
7fff
± π
8000
I 0000
0
ffff
7fff
π
8000
I
0000
0
ffff
26 bit output, all 26-bits of the FIR output are routed to the
coordinate converter. This change eliminates quantization
effects to give more accuracy in the phase and frequency
bfff c000
- π /2
bfff c000
3 π /2
discriminator outputs. The AGC settling time is not a factor
because the AGC is effectively bypassed for the magnitude,
FIGURE 28. PHASE BIT MAPPING OF COORDINATE
CONVERTER OUTPUT
30
phase, and frequency computations.
NOTE: The most significant 18-bits of the computed phase are
still routed to the discriminator.
FN4450.4
May 1, 2007
相关PDF资料 |
PDF描述 |
|---|---|
| HSP50216KIZ | IC DOWNCONVERTER DGTL 4CH 196BGA |
| HSP50415VIZ | IC MODULATOR PROGRAMABLE 100MQFP |
| HSSLS-CALBL-013 | HEATSINK 48W SPOT OSRAM PREVALED |
| HSSLS-CALCL-005 | HEATSINK 21W SPOT PHILIPS SLM |
| HSSLS-CALCL-013 | HEATSINK 48W DOWNLIGHT 140 |
相关代理商/技术参数 |
参数描述 |
|---|---|
| HSP50214VC | 制造商:Rochester Electronics LLC 功能描述:- Bulk |
| HSP50214VI | 制造商:Rochester Electronics LLC 功能描述:- Bulk |
| HSP50215 | 制造商:INTERSIL 制造商全称:Intersil Corporation 功能描述:DSP Modulator Evaluation Board |
| HSP50215EVAL | 制造商:INTERSIL 制造商全称:Intersil Corporation 功能描述:DSP Modulator Evaluation Board |
| HSP50215VC | 制造商:INTERSIL 制造商全称:Intersil Corporation 功能描述:Digital UpConverter |
发布紧急采购，3分钟左右您将得到回复。