- 您现在的位置：买卖IC网 > Datasheet目录441 > HSP50214BVIZ (Intersil)IC DOWNCONVERTER 14BIT 120-MQFP Datasheet资料下载
参数资料
| 型号： | HSP50214BVIZ |
| 厂商： | Intersil |
| 文件页数： | 52/62页 |
| 文件大小： | 0K |
| 描述： | IC DOWNCONVERTER 14BIT 120-MQFP |
| 标准包装： | 24 |
| 功能： | 降频器 |
| RF 型： | AMPS，CDMA，GSM，TDMA |
| 封装/外壳： | 120-BQFP |
| 包装： | 托盘 |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页当前第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页
HSP50214B
CONTROL WORD 17: DISCRIMINATOR FILTER CONTROL, DISCRIMINATOR DELAY (SYNCHRONIZED TO PROCCLK)
BIT
POSITION
31-17
16-15
14
13-11
10
9
8-3
2-0
FUNCTION
Reserved
Phase Multiplier
Discriminator Enable
Discriminator FIR
Decimation
FIR Symmetry Type
FIR Symmetry
Number of FIR Taps
Discriminator Delay
DESCRIPTION
Reserved.
These bits program allow the phase output of the cartesian to polar converter to be multiplied by 1, 2, 4, or
8 (modulo 2 π ) to remove phase modulation before the frequency is measured.
00- No Shift on Phase Input to frequency discriminator.
01- Shift Phase Input to frequency discriminator up 1 (one bit), discarding the MSB and zero filling the LSB.
10- Shift Phase Input to frequency discriminator up 2 (two) bits, discarding the MSB and zero filling the LSB.
11- Shift Phase Input to frequency discriminator up 3 (three) bits, discarding the MSB and zero filling the LSB.
0- Disable Discriminator.
1- Enable Discriminator.
The decimation can be programmed from 1 to 8, where 000 = decimate by 8; 001 = decimate by 1; 010 =
decimate by 2; 011 = decimate by 3; 100 = decimate by 4; 101 = decimate by 5; 110 = decimate by 6; and
111 - decimate by 7.
0- Odd Symmetry.
1- Even Symmetry.
0- Symmetric.
1- Asymmetric.
Number of FIR taps from 1 to 63, where 00000 is not valid (00001 = 1 tap, 00010 = 2 taps, etc. up to 11111
= 63 taps). Bit 8 is the MSB.
Sets the number of delays from 1 to 8 in the discriminator. Set delay ddd to delay minus 1, where 000
represents 1 delay; 001 represents 2 delays, 010 represents 3 delays, 011 represents 4 delays, 100
represents 5 delays, 101 represents 6 delays, 110 represents 7 delays, and 111 represents 8 delays. If ddd
the decimal representation bits 2-0, then the discriminator a transfer function H(Z) = 1-Z -(ddd + 1) .
CONTROL WORD 18: TIMING ERROR PRELOADS (SYNCHRONIZED TO PROCCLK)
BIT
POSITION
31-28
27-16
11-0
FUNCTION
Reserved
NCO Divide
Reference Divide
DESCRIPTION
Reserved.
The Re-Sampler NCO output is divided down by the value loaded into this register plus 1. Load with a
value that is one less than the desired period. Bit 27 is the MSB.
The reference clock is divided down by the value loaded into this register plus 1. Load with a value that
is one less than the desired period. Bit 27 is the MSB. A minimum preload of “I” is required.
CONTROL WORD 19: SERIAL OUTPUT ORDER (SYNCHRONIZED TO PROCCLK)
BIT
POSITION
31
30-28
27-25
FUNCTION
Reserved
Data Source for
SEROUTA
Data Source for
SEROUTB
DESCRIPTION
Reserved.
Serial Output A Source. The serial data source is selected using Table 12 (see Output Section).
Serial Output B Source. The serial data source is selected using Table 12 (see Output Section).
24-21
Number of Serial Word This parameter determines the number of SERSYNC pulses generated. It can be set from 1 to 7. If this
Links in a Chain
parameter matches the number of serial words that are linked together to form a serial output chain, then
there will be a sync pulse for every word in the serial output. In applications where a processor is
receiving the serial data, it may be desirable to have a single SERSYNC pulse for the whole serial output
chain, instead of a SERSYNC for each word in the data chain. The processor then parses out the various
data words. As an example, if the I and Q are chained together and a single SERSYNC pulse is
generated for this serial output chain, no ambiguity exists in the processor about which two data samples
(one from I and one from Q) are related.
20-18
Link Following I Data
52
The serial data word, or link, following the I data word is selected using Table 12
(see Output Section).
FN4450.4
May 1, 2007
相关PDF资料 |
PDF描述 |
|---|---|
| HSP50216KIZ | IC DOWNCONVERTER DGTL 4CH 196BGA |
| HSP50415VIZ | IC MODULATOR PROGRAMABLE 100MQFP |
| HSSLS-CALBL-013 | HEATSINK 48W SPOT OSRAM PREVALED |
| HSSLS-CALCL-005 | HEATSINK 21W SPOT PHILIPS SLM |
| HSSLS-CALCL-013 | HEATSINK 48W DOWNLIGHT 140 |
相关代理商/技术参数 |
参数描述 |
|---|---|
| HSP50214VC | 制造商:Rochester Electronics LLC 功能描述:- Bulk |
| HSP50214VI | 制造商:Rochester Electronics LLC 功能描述:- Bulk |
| HSP50215 | 制造商:INTERSIL 制造商全称:Intersil Corporation 功能描述:DSP Modulator Evaluation Board |
| HSP50215EVAL | 制造商:INTERSIL 制造商全称:Intersil Corporation 功能描述:DSP Modulator Evaluation Board |
| HSP50215VC | 制造商:INTERSIL 制造商全称:Intersil Corporation 功能描述:Digital UpConverter |
发布紧急采购，3分钟左右您将得到回复。