- 您现在的位置：买卖IC网 > Datasheet目录441 > HSP50214BVIZ (Intersil)IC DOWNCONVERTER 14BIT 120-MQFP Datasheet资料下载
参数资料
| 型号： | HSP50214BVIZ |
| 厂商： | Intersil |
| 文件页数： | 5/62页 |
| 文件大小： | 0K |
| 描述： | IC DOWNCONVERTER 14BIT 120-MQFP |
| 标准包装： | 24 |
| 功能： | 降频器 |
| RF 型： | AMPS，CDMA，GSM，TDMA |
| 封装/外壳： | 120-BQFP |
| 包装： | 托盘 |
第1页第2页第3页第4页当前第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页
HSP50214B
Pin Descriptions
(Continued)
NAME
DATARDY
OEAH
OEAL
OEBH
OEBL
SEL(2:0)
INTRRP
SEROUTA
SEROUTB
SERCLK
SERSYNC
SEROE
C(7:0)
A(2:0)
WR
RD
REFCLK
MSYNCO
MSYNCI
SYNCIN1
SYNCIN2
SYNCOUT
TYPE
O
I
I
I
I
I
O
O
O
O
O
I
I/O
I
I
I
I
O
I
I
I
O
DESCRIPTION
Output Strobe Signal. Active Low. Indicates when new data from the Direct Output Port Section is available.
DATARDY is asserted for one PROCCLK cycle during the first clock cycle that data is available on the parallel out
busses. See Output Section.
Outpu t enable for the MSByte of the AOUT bus. Active Low. The AOUT MSByte outputs are three-stated when
OEAH is high.
Outpu t enable for the LSByte of the AOUT bus. Active Low. The AOUT LSByte outputs are three-stated when
OEAL is high.
Outpu t enable for the MSByte of the BOUT bus. Active Low. The BOUT MSByte outputs are three-stated when
OEBH is high.
Outpu t enable for the LSByte of the BOUT bus. Active Low. The BOUT LSByte outputs are three-stated when
OEBL is high.
Select Address is used to choose which information in a data set from the Buffer RAM Output Port is sent to the
least significant bytes of AOUT and BOUT. SEL2 is the MSB.
Interrupt Output. Active Low. This output is asserted for 8 PROCCLK cycles when the Buffer RAM Output Port is
ready for reading.
Serial Output Bus A Data. I, Q, magnitude, phase, frequency, timing error and AGC information can be sequenced
in programmable order. See Output Section and Microprocessor Write Section.
Serial Output Bus B Data. Contents may be related to SEROUTA. I, Q, magnitude, phase, frequency, timing error
and AGC information can be sequenced in programmable order. See Output Section and Microprocessor Write
Section.
Output Clock for Serial Data Out. Derived from PROCCLK as given by Control Word 20 in the Microprocessor Write
Section.
Serial Output Sync Signal. Serves as serial data strobes. See Output Section and Microprocessor Write Section.
Serial Output Enable. When high, the SEROUTA, SEROUTB, SERCLK, and SERSYNC signals are set to a high
impedance.
Processor Interface Data Bus. See Microprocessor Write Section. C7 is the MSB.
Processor Interface Address Bus. See Microprocessor Write Section. A2 is the MSB.
Processor Interface Write Strobe. C(7:0) is written to Control Words selected by A(2:0) in the Programmable Down
Converter on the rising edge of this signal. See Microprocessor Write Section.
Processor Interface Read Strobe. C(7:0) is read from output or status locations selected by A(2:0) in the
Programmable Down Converter on the falling edge of this signal. See Microprocessor Read Section.
Reference Clock. Used as an input clock for the timing error detector. The timing error is computed relative to
REFCLK. REFCLK frequency must be less than or equal to PROCCLK/2.
Multiple Chip Sync Output. Provided for synchronizing multiple parts when CLKIN and PROCCLK are
asynchronous. MSYNCO is the synchronization signal between the input section operating under CLKIN and the
back end processing operating under PROCCLK. This output sync signal from one part is connected to the MSYNCI
signal of all the HSP50214Bs.
Multiple Chip Sync Input. The MSYNCI pin of all the parts should be tied to the MSYNCO of one part.
NOTE: MSYNCI must be connected to an MSYNCO signal for operation.
CIC Decimation/Carrier NCO Update Sync. Can be used to synchronize the CIC Section, carrier NCO update, or
both. See the Multiple Chip Synchronization Section and Control Word 0 in the Microprocessor Write Section. Active
High.
FIR/Timing NCO Update/AGC Gain Update Sync. Can be used to synchronize the FIR, Timing NCO update, AGC
gain update, or any combination of the above. See the Multiple Chip Synchronization Section and Control Words 7,
8, and 10 in the Microprocessor Write Section. Active High.
Strobe Output. This synchronization signal is generated by the μ P interface for synchronizing multiple parts. Can be
generated by PROCLK or CLKIN (see Control Word 0 and Control Word 24 in the Microprocessor Write Section).
Active High.
5
FN4450.4
May 1, 2007
相关PDF资料 |
PDF描述 |
|---|---|
| HSP50216KIZ | IC DOWNCONVERTER DGTL 4CH 196BGA |
| HSP50415VIZ | IC MODULATOR PROGRAMABLE 100MQFP |
| HSSLS-CALBL-013 | HEATSINK 48W SPOT OSRAM PREVALED |
| HSSLS-CALCL-005 | HEATSINK 21W SPOT PHILIPS SLM |
| HSSLS-CALCL-013 | HEATSINK 48W DOWNLIGHT 140 |
相关代理商/技术参数 |
参数描述 |
|---|---|
| HSP50214VC | 制造商:Rochester Electronics LLC 功能描述:- Bulk |
| HSP50214VI | 制造商:Rochester Electronics LLC 功能描述:- Bulk |
| HSP50215 | 制造商:INTERSIL 制造商全称:Intersil Corporation 功能描述:DSP Modulator Evaluation Board |
| HSP50215EVAL | 制造商:INTERSIL 制造商全称:Intersil Corporation 功能描述:DSP Modulator Evaluation Board |
| HSP50215VC | 制造商:INTERSIL 制造商全称:Intersil Corporation 功能描述:Digital UpConverter |
发布紧急采购，3分钟左右您将得到回复。